STM809/810/811/812
OPERATION
Reset Output
Negative-Going V Transients
CC
The STM809/810/811/812 MICROPROCESSOR
RESET CIRCUIT asserts a reset signal to the
The STM809/810/811/812 are relatively immune
to negative-going V transients (glitches). Figure
CC
MCU whenever V goes below the reset thresh-
13., page 9 shows typical transient duration ver-
sus reset comparator overdrive (for which the
STM809/810/811/812 will NOT generate a reset
pulse). The graph was generated using a negative
CC
old (V
), or when the push-button reset input
RST
(MR) is taken low (see Figure 15., page 11). RST
(active high for STM810/812) is guaranteed valid
down to V = 1V (0° to 70°C).
pulse applied to V , starting at 0.5V above the
CC
CC
actual reset threshold and ending below it by the
magnitude indicated (comparator overdrive). The
graph indicates the maximum pulse width a nega-
During power-up, once V
exceeds the reset
CC
threshold an internal timer keeps RST low for the
reset time-out period, t . After this interval, RST
rec
tive V
transient can have without causing a re-
CC
returns high.
set pulse. As the magnitude of the transient
increases (further below the threshold), the maxi-
mum allowable pulse width decreases. Any com-
bination of duration and overdrive which lies under
the curve will NOT generate a reset signal. Typi-
If V drops below the reset threshold, RST goes
CC
low. Each time RST is asserted, it stays low for at
least the reset time-out period. Any time V goes
below the reset threshold, the internal timer clears.
CC
The reset timer starts when V returns above the
CC
cally, a V
transient that goes 100mV below the
CC
reset threshold. The active-low reset (RST) and
active-high reset (RST) both source and sink cur-
rent.
reset threshold and lasts 20µs or less will not
cause a reset pulse. A 0.1µF bypass capacitor
mounted as close as possible to the V
vides additional transient immunity.
pin pro-
CC
Push-Button Reset Input (STM811/812)
A logic low on MR asserts RST. RST remains as-
Valid /RST Output Down to V = 0V
CC
serted while MR is low, and for t after it returns
rec
When V falls below 1V, the RST (STM809/811)
CC
high. The MR input has an internal 20kΩ pull-up
resistor, allowing it to be left open if not used. This
input can be driven with TTL/CMOS-logic levels or
with open-drain/collector outputs. Connect a nor-
mally open push-button switch from MR to GND to
create a manual reset function; external debounce
circuitry is not required. If the device is used in a
noisy environment, connect a 0.1µF capacitor
from MR to GND to provide additional noise immu-
nity.
output no longer sinks current, but becomes an
open circuit. In most systems this is not a problem,
as most MCUs do not operate below 1V. However,
in applications where RST output must be valid
down to 0V, a pull-down resistor may be added to
hold the RST output low. This resistor must be
large enough to not load the RST output, and still
be small enough to pull the output to ground. A
100KΩ resistor is recommended.
Note: The same situation applies for the active-
high RST of the STM810/812. A 100KΩ pull-up re-
sistor to V
should be used if RST must remain
CC
valid for V < 1.0V.
CC
6/18