TLC274IPW应用文章市场行情现货热卖使用介绍供应商报价-中国IC网-芯三七

ꢀ ꢁꢂ ꢃ ꢄ ꢅꢆ ꢀ ꢁꢂ ꢃ ꢄ ꢅꢇ ꢆ ꢀ ꢁꢂ ꢃ ꢄ ꢅꢈ ꢆ ꢀ ꢁꢂ ꢃ ꢄ ꢅ ꢉꢆ ꢀꢁ ꢂꢃ ꢄꢊ

ꢐꢑꢒ ꢂꢓꢏ ꢓꢎ ꢔ ꢕ ꢖꢇꢗ ꢎ ꢐꢒꢑ ꢇꢀ ꢓꢎ ꢔꢇꢁ ꢇꢍ ꢐ ꢁꢓ ꢘꢓ ꢒꢑ ꢏ

ꢁ

ꢋ

ꢌ

ꢂ

ꢍ

ꢎ

ꢏ 

SLOS092D − SEPTEMBER 1987 − REVISED MARCH 2001

D

Trimmed Offset Voltage:

TLC279 . . . 900 µV Max at 25°C,

= 5 V

D, J, N, OR PW PACKAGE

(TOP VIEW)

V

DD

D

Input Offset Voltage Drift . . . Typically

0.1 µV/Month, Including the First 30 Days

Wide Range of Supply Voltages Over

Specified Temperature Range:

0°C to 70°C . . . 3 V to 16 V

−40°C to 85°C . . . 4 V to 16 V

−55°C to 125°C . . . 4 V to 16 V

Single-Supply Operation

1OUT

1IN−

1IN+

4OUT

13 4IN−

1

2

3

4

5

6

7

14

12

11

10

9

4IN+

GND

3IN+

3IN−

3OUT

V

DD

2IN+

2IN−

8

2OUT

D

Common-Mode Input Voltage Range

Extends Below the Negative Rail (C-Suffix

and I-Suffix Versions)

FK PACKAGE

(TOP VIEW)

D

Low Noise . . . Typically 25 nV/√Hz

at f = 1 kHz

3

2

1

20 19

18

Output Voltage Range Includes Negative

Rail

4IN+

NC

1IN+

NC

4

5

6

7

8

17

16

15

14

12

High Input Impedance . . . 10 Ω Typ

GND

NC

V

DD

NC

ESD-Protection Circuitry

3IN+

2IN+

Small-Outline Package Option Also

Available in Tape and Reel

9 10 11 12 13

D

Designed-In Latch-Up Immunity

description

NC − No internal connection

The TLC274 and TLC279 quad operational

amplifiers combine a wide range of input offset

voltage grades with low offset voltage drift, high

input impedance, low noise, and speeds

approaching that of general-purpose BiFET

devices.

DISTRIBUTION OF TLC279

INPUT OFFSET VOLTAGE

30

25

20

15

10

5

290 Units Tested From 2 Wafer Lots

= 5 V

V

T

A

DD

= 25°C

These devices use Texas Instruments silicon-

gate LinCMOS technology, which provides

offset voltage stability far exceeding the stability

N Package

available

with

conventional

metal-gate

processes.

The extremely high input impedance, low bias

currents, and high slew rates make these

cost-effective devices ideal for applications which

have previously been reserved for BiFET and

NFET products. Four offset voltage grades are

available (C-suffix and I-suffix types), ranging

from the low-cost TLC274 (10 mV) to the high-

precision TLC279 (900 µV). These advantages, in

combination with good common-mode rejection

and supply voltage rejection, make these devices

a good choice for new state-of-the-art designs as

well as for upgrading existing designs.

0

−1200

−600

0

600

1200

V

IO

− Input Offset Voltage − µV

LinCMOS is a trademark of Texas Instruments.

ꢐ

ꢑ

ꢎ

ꢦ

ꢗ

ꢡ

ꢖ

ꢂ

ꢟ

ꢀ

ꢠ

ꢓ

ꢚ

ꢎ

ꢌ

ꢔ

ꢙ

ꢗ

ꢇ

ꢀ

ꢇ

ꢋ

ꢌ

ꢢ

ꢙ

ꢚ

ꢠ

ꢛ

ꢜ

ꢝ

ꢞ

ꢋ

ꢚ

ꢌ

ꢋ

ꢟ

ꢣ

ꢠ

ꢡ

ꢛ

ꢢ

ꢌ

ꢞ

ꢝ

ꢜ

ꢟ

ꢚ

ꢙ

ꢣ

ꢀꢢ

ꢡ

ꢤ

ꢟ

ꢥ

ꢋ

ꢠ

ꢝ

ꢟ

ꢞ

ꢋ

ꢞ

ꢚ

ꢛ

ꢌ

ꢡ

ꢦ

ꢝ

ꢌ

ꢞ

ꢢ

ꢟ

ꢧ

Copyright  2001, Texas Instruments Incorporated

ꢛ

ꢚ

ꢠ

ꢞ

ꢚ

ꢛ

ꢜ

ꢞ

ꢚ

ꢟ

ꢣ

ꢋ

ꢙ

ꢋ

ꢠ

ꢢ

ꢛ

ꢞ

ꢨ

ꢞ

ꢢ

ꢛ

ꢚ

ꢙ

ꢩ

ꢝ

ꢓ

ꢌ

ꢜ

ꢢ

ꢟ

ꢞ

ꢝ

ꢌ

ꢦ

ꢝ

ꢛ

ꢦ

ꢪ

ꢝ

ꢞ ꢢ ꢟ ꢞꢋ ꢌꢬ ꢚꢙ ꢝ ꢥꢥ ꢣꢝ ꢛ ꢝ ꢜ ꢢ ꢞ ꢢ ꢛ ꢟ ꢧ

ꢛ

ꢝ

ꢌ

ꢞ

ꢫ

ꢧ

ꢐ

ꢛ

ꢚ

ꢦ

ꢡ

ꢠ

ꢞ

ꢋ

ꢚ

ꢌ

ꢣ

ꢛ

ꢚ

ꢠ

ꢢ

ꢟ

ꢋ

ꢌ

ꢬ

ꢦ

ꢚ

ꢢ

ꢟ

ꢌ

ꢚ

ꢞ

ꢌ

ꢢ

ꢠ

ꢢ

ꢟ

ꢝ

ꢛ

ꢋ

ꢥ

ꢫ

ꢋ

ꢌ

ꢠ

ꢥ

ꢡ

ꢦ

ꢢ

1

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

ꢀ ꢁ ꢂ ꢃꢄ ꢅ ꢆ ꢀ ꢁ ꢂ ꢃꢄ ꢅ ꢇꢆ ꢀꢁ ꢂꢃ ꢄ ꢅ ꢈꢆ ꢀꢁ ꢂꢃ ꢄ ꢅ ꢉꢆ ꢀ ꢁꢂ ꢃ ꢄ ꢊ

ꢏ 

ꢁ

ꢋ

ꢌ

ꢂ

ꢍꢎ

ꢐꢑ ꢒ ꢂꢓ ꢏꢓ ꢎ ꢔ ꢕ ꢖꢇꢗ ꢎ ꢐꢒ ꢑꢇꢀ ꢓꢎ ꢔꢇꢁ ꢇꢍ ꢐꢁ ꢓꢘ ꢓꢒ ꢑꢏ

SLOS092D − SEPTEMBER 1987 − REVISED MARCH 2001

description (continued)

In general, many features associated with bipolar technology are available on LinCMOS operational

amplifiers, without the power penalties of bipolar technology. General applications such as transducer

interfacing, analog calculations, amplifier blocks, active filters, and signal buffering are easily designed with the

TLC274 and TLC279. The devices also exhibit low voltage single-supply operation, making them ideally suited

for remote and inaccessible battery-powered applications. The common-mode input voltage range includes the

negative rail.

A wide range of packaging options is available, including small-outline and chip-carrier versions for high-density

system applications.

The device inputs and outputs are designed to withstand −100-mA surge currents without sustaining latch-up.

The TLC274 and TLC279 incorporate internal ESD-protection circuits that prevent functional failures at voltages

up to 2000 V as tested under MIL-STD-883C, Method 3015.2; however, care should be exercised in handling

these devices as exposure to ESD may result in the degradation of the device parametric performance.

The C-suffix devices are characterized for operation from 0°C to 70°C. The I-suffix devices are characterized

for operation from −40°C to 85°C. The M-suffix devices are characterized for operation over the full military

temperature range of −55°C to 125°C.

AVAILABLE OPTIONS

PACKAGED DEVICES

CHIP

V

max

SMALL

OUTLINE

(D)

CHIP

CARRIER

(FK)

CERAMIC

DIP

PLASTIC

DIP

IO

T

A

FORM

(Y)

TSSOP

(PW)

AT 25°C

(J)

(N)

900 µV

2 mV

5 mV

TLC279CD

TLC274BCD

TLC274ACD

TLC274CD

—

TLC279CN

TLC274BCN

TLC274ACN

TLC274CN

—

0°C to 70°C

10 mV

TLC274CPW

TLC274Y

900 µV

2 mV

5 mV

TLC279ID

TLC274BID

TLC274AID

TLC274ID

—

TLC279IN

TLC274BIN

TLC274AIN

TLC274IN

—

−40°C to 85°C

−55°C to 125°C

10 mV

900 µV

10 mV

TLC279MD

TLC274MD

TLC279MFK

TLC274MFK

TLC279MJ

TLC274MJ

TLC279MN

TLC274MN

—

The D package is available taped and reeled. Add R suffix to the device type (e.g., TLC279CDR).

2

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

ꢀ ꢁꢂ ꢃ ꢄ ꢅꢆ ꢀ ꢁꢂ ꢃ ꢄ ꢅꢇ ꢆ ꢀ ꢁꢂ ꢃ ꢄ ꢅꢈ ꢆ ꢀ ꢁꢂ ꢃ ꢄ ꢅꢉꢆ ꢀꢁ ꢂꢃ ꢄꢊ

ꢎ

ꢁ

ꢋ

ꢌ

ꢂ

ꢍ

ꢎ

ꢏ 

ꢐ

ꢑ

ꢒ

ꢂ

ꢓ

ꢏ

ꢓ

ꢎ

ꢔ

ꢕ

ꢖ

ꢇ

ꢗ

ꢎ

ꢐ

ꢒ

ꢑ

ꢇꢀ

ꢓ

ꢔ

ꢇ

ꢁ

ꢇ

ꢍ

ꢐ

ꢁ

ꢓ

ꢘ

ꢓ

ꢒꢑ

ꢏ

SLOS092D − SEPTEMBER 1987 − REVISED MARCH 2001

equivalent schematic (each amplifier)

V

DD

P3

P4

R6

R1

R2

N5

C1

IN−

P5

P6

P2

P1

IN+

R5

OUT

N3

D2

N1

R3

N2

D1

N4

N6

R7

N7

R4

GND

3

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

ꢀ ꢁ ꢂ ꢃꢄ ꢅ ꢆ ꢀ ꢁ ꢂ ꢃꢄ ꢅ ꢇꢆ ꢀꢁ ꢂꢃ ꢄ ꢅ ꢈꢆ ꢀꢁ ꢂꢃ ꢄ ꢅ ꢉꢆ ꢀ ꢁꢂ ꢃ ꢄ ꢊ

ꢏ 

ꢁ

ꢋ

ꢌ

ꢂ

ꢍ

ꢎ

ꢐꢑ ꢒ ꢂꢓ ꢏꢓ ꢎ ꢔ ꢕ ꢖꢇꢗ ꢎ ꢐꢒ ꢑꢇꢀ ꢓꢎ ꢔꢇꢁ ꢇꢍ ꢐꢁ ꢓꢘ ꢓꢒ ꢑꢏ

SLOS092D − SEPTEMBER 1987 − REVISED MARCH 2001

TLC274Y chip information

These chips, when properly assembled, display characteristics similar to the TLC274C. Thermal compression

or ultrasonic bonding may be used on the doped-aluminum bonding pads. Chips may be mounted with

conductive epoxy or a gold-silicon preform.

BONDING PAD ASSIGNMENTS

V

DD

(4)

(14)

(11)

(8)

(13)

(12)

(10)

(9)

(3)

(2)

+

−

1IN+

1IN−

(1)

1OUT

(5)

(6)

+

2IN+

2IN−

(7)

2OUT

−

(10)

(9)

68

+

−

3IN+

3IN−

(8)

3OUT

(12)

(13)

+

−

4IN+

4IN−

(14)

4OUT

11

(2)

(3)

(6)

(1)

(5)

(4)

108

(7)

GND

CHIP THICKNESS: 15 TYPICAL

BONDING PADS: 4 × 4 MINIMUM

T max = 150°C

J

TOLERANCES ARE 10%.

ALL DIMENSIONS ARE IN MILS.

PIN (11) IS INTERNALLY CONNECTED

TO BACK SIDE OF CHIP.

4

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

ꢀ ꢁꢂ ꢃ ꢄ ꢅꢆ ꢀ ꢁꢂ ꢃ ꢄ ꢅꢇ ꢆ ꢀ ꢁꢂ ꢃ ꢄ ꢅꢈ ꢆ ꢀ ꢁꢂ ꢃ ꢄ ꢅꢉꢆ ꢀꢁ ꢂꢃ ꢄꢊ

ꢐꢑꢒ ꢂꢓꢏ ꢓꢎ ꢔ ꢕ ꢖꢇꢗ ꢎ ꢐꢒꢑ ꢇꢀ ꢓꢎ ꢔꢇꢁ ꢇꢍ ꢐ ꢁꢓ ꢘꢓ ꢒꢑ ꢏ

ꢁꢋ

ꢌ

ꢂ

ꢍ

ꢎ

ꢏ 

SLOS092D − SEPTEMBER 1987 − REVISED MARCH 2001

†

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V

(see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 V

DD

Differential input voltage, V (see Note 2) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Input voltage range, V (any input) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −0.3 V to V

V

ID

DD

I

Input current, I . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 mA

I

Output current, l (each output) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30 mA

O

Total current into V

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45 mA

DD

Total current out of GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45 mA

Duration of short-circuit current at (or below) 25°C (see Note 3) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . unlimited

Continuous total dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . See Dissipation Rating Table

Operating free-air temperature, T : C suffix . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0°C to 70°C

A

I suffix . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −40°C to 85°C

M suffix . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −55°C to 125°C

Storage temperature range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −65°C to 150°C

Case temperature for 60 seconds: FK package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 260°C

Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D, N, or PW package . . . . . . . . . . . . 260°C

Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: J package . . . . . . . . . . . . . . . . . . . . . 300°C

†

Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and

functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not

implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values, except differential voltages, are with respect to network ground.

2. Differential voltages are at the noninverting input with respect to the inverting input.

3. The output may be shorted to either supply. Temperature and/or supply voltages must be limited to ensure that the maximum

dissipation rating is not exceeded (see application section).

DISSIPATION RATING TABLE

T

≤ 25°C

DERATING FACTOR

T

= 70°C

T

= 85°C

T = 125°C

A

PACKAGE

POWER RATING

ABOVE T = 25°C

POWER RATING

494 mW

715 mW

819 mW

—

POWER RATING

A

D

FK

J

950 mW

7.6 mW/°C

11.0 mW/°C

12.6 mW/°C

5.6 mW/°C

608 mW

—

275 mW

—

1375 mW

1575 mW

700 mW

880 mW

N

1008 mW

448 mW

PW

—

recommended operating conditions

C SUFFIX

I SUFFIX

M SUFFIX

UNIT

MIN

3

MAX

MIN

4

MAX

MIN

4

MAX

16

Supply voltage, V

DD

16

3.5

8.5

70

16

3.5

8.5

85

V

= 5 V

−0.2

0

−0.2

−40

0

3.5

DD

Common-mode input voltage, V

IC

V

= 10 V

0

8.5

DD

Operating free-air temperature, T

−55

125

°C

A

5

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

ꢀ ꢁ ꢂ ꢃꢄ ꢅ ꢆ ꢀ ꢁ ꢂ ꢃꢄ ꢅ ꢇꢆ ꢀꢁ ꢂꢃ ꢄ ꢅ ꢈꢆ ꢀꢁ ꢂꢃ ꢄ ꢅ ꢉꢆ ꢀ ꢁꢂ ꢃ ꢄ ꢊ

ꢎ

ꢁ

ꢋ

ꢌ

ꢂ

ꢍꢎ

ꢏ 

ꢐ

ꢑ

ꢒ

ꢂ

ꢓ

ꢏ

ꢓ

ꢎ

ꢔ

ꢕ

ꢖ

ꢇ

ꢗ

ꢎ

ꢐꢒ

ꢑ

ꢇꢀ

ꢓ

ꢔ

ꢇ

ꢁ

ꢇ

ꢍ

ꢐ

ꢁ

ꢓ

ꢘ

ꢓ

ꢒ

ꢑ

ꢏ

SLOS092D − SEPTEMBER 1987 − REVISED MARCH 2001

electrical characteristics at specified free-air temperature, V

= 5 V (unless otherwise noted)

DD

TLC274C, TLC274AC,

TLC274BC, TLC279C

†

PARAMETER

TEST CONDITIONS

UNIT

T

A

MIN

TYP

MAX

10

25°C

Full range

25°C

1.1

V

R

= 1.4 V,

= 50 Ω,

V

R

= 0,

= 10 kΩ

O

S

IC

L

TLC274C

TLC274AC

TLC274BC

TLC279C

12

mV

0.9

340

320

5

V

R

= 1.4 V,

= 50 Ω,

V

R

= 0,

= 10 kΩ

O

IC

Full range

25°C

6.5

S

L

V

IO

Input offset voltage

2000

3000

900

1500

V

R

= 1.4 V,

= 50 Ω,

V

R

= 0,

= 10 kΩ

O

IC

Full range

25°C

S

L

µV

V

R

= 1.4 V,

= 50 Ω,

V

R

= 0,

= 10 kΩ

O

IC

Full range

S

L

Average temperature coefficient of input

offset voltage

25°C to

70°C

α

1.8

µV/°C

pA

VIO

25°C

70°C

25°C

70°C

0.1

7

60

300

60

I

IO

Input offset current (see Note 4)

Input bias current (see Note 4)

V

O

= 2.5 V,

V

IC

= 2.5 V

0.6

40

I

IB

pA

600

−0.2

to

−0.3

to

4.2

25°C

V

4

Common-mode input voltage range

(see Note 5)

V

ICR

−0.2

to

Full range

3.5

25°C

0°C

3.2

3

3.8

0

V

High-level output voltage

Low-level output voltage

V

= 100 mV,

R

= 10 kΩ

= 0

V

mV

V/mV

dB

OH

ID

O

L

70°C

25°C

0°C

3

50

0

= −100 mV,

= 0.25 V to 2 V,

I

OL

70°C

25°C

0°C

0

5

4

23

27

20

80

84

85

95

94

96

2.7

3.1

2.3

Large-signal differential voltage

amplification

A

R

= 10 kΩ

VD

L

70°C

25°C

0°C

4

65

60

65

60

CMRR Common-mode rejection ratio

Supply-voltage rejection ratio

= V min

ICR

IC

70°C

25°C

0°C

k

V

= 5 V to 10 V,

V

= 1.4 V

dB

SVR

DD

O

(∆V

/∆V )

DD

IO

70°C

25°C

0°C

6.4

7.2

5.2

= 2.5 V,

O

IC

I

Supply current (four amplifiers)

mA

DD

No load

70°C

†

Full range is 0°C to 70°C.

NOTES: 4. The typical values of input bias current and input offset current below 5 pA were determined mathematically.

5. This range also applies to each input individually.

6

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

ꢀ ꢁꢂ ꢃ ꢄ ꢅꢆ ꢀ ꢁꢂ ꢃ ꢄ ꢅꢇ ꢆ ꢀ ꢁꢂ ꢃ ꢄ ꢅꢈ ꢆ ꢀ ꢁꢂ ꢃ ꢄ ꢅꢉꢆ ꢀꢁ ꢂꢃ ꢄꢊ

ꢐꢑꢒ ꢂꢓꢏ ꢓꢎ ꢔ ꢕ ꢖꢇꢗ ꢎ ꢐꢒꢑ ꢇꢀ ꢓꢎ ꢔꢇꢁ ꢇꢍ ꢐ ꢁꢓ ꢘꢓ ꢒꢑ ꢏ

ꢁꢋ

ꢌ

ꢂ

ꢍ

ꢎ

ꢏ 

SLOS092D − SEPTEMBER 1987 − REVISED MARCH 2001

electrical characteristics at specified free-air temperature, V

= 10 V (unless otherwise noted)

DD

TLC274C, TLC274AC,

TLC274BC, TLC279C

†

PARAMETER

TEST CONDITIONS

UNIT

T

A

MIN

TYP

MAX

10

25°C

Full range

25°C

1.1

V

R

= 1.4 V,

= 50 Ω,

V

R

= 0,

= 10 kΩ

O

S

IC

L

TLC274C

TLC274AC

TLC274BC

TLC279C

12

mV

0.9

390

370

5

V

R

= 1.4 V,

= 50 Ω,

V

R

= 0,

= 10 kΩ

O

IC

Full range

25°C

6.5

S

L

V

IO

Input offset voltage

2000

3000

1200

1900

V

R

= 1.4 V,

= 50 Ω,

V

R

= 0,

= 10 kΩ

O

IC

Full range

25°C

S

L

µV

V

R

= 1.4 V,

= 50 Ω,

V

R

= 0,

= 10 kΩ

O

IC

Full range

S

L

Average temperature coefficient of

input offset voltage

25°C to

70°C

α

2

µV/°C

pA

VIO

25°C

70°C

25°C

70°C

0.1

7

60

300

60

I

IO

Input offset current (see Note 4)

Input bias current (see Note 4)

V

O

=.5 V,

V

IC

= 5 V

0.7

50

I

IB

pA

600

−0.2

to

−0.3

to

9.2

25°C

V

9

Common-mode input voltage range

(see Note 5)

V

ICR

−0.2

to

Full range

8.5

25°C

0°C

8

7.8

8.5

8.4

0

V

High-level output voltage

Low-level output voltage

V

= 100 mV,

= −100 mV,

= 1 V to 6 V,

R

= 10 kΩ

V

mV

V/mV

dB

OH

ID

O

L

70°C

25°C

0°C

50

0

I

= 0

OL

70°C

25°C

0°C

0

10

7.5

65

60

65

60

36

42

32

85

88

95

94

96

3.8

4.5

3.2

Large-signal differential voltage

amplification

A

R

= 10 kΩ

VD

L

70°C

25°C

0°C

CMRR Common-mode rejection ratio

Supply-voltage rejection ratio

= V min

ICR

IC

70°C

25°C

0°C

k

V

= 5 V to 10 V,

V

= 1.4 V

dB

SVR

DD

O

(∆V

/∆V )

DD

IO

70°C

25°C

0°C

8

8.8

6.8

= 5 V,

O

IC

I

Supply current (four amplifiers)

mA

DD

No load

70°C

†

Full range is 0°C to 70°C.

NOTES: 4. The typical values of input bias current and input offset current below 5 pA were determined mathematically.

5. This range also applies to each input individually.

7

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

ꢀ ꢁ ꢂ ꢃꢄ ꢅ ꢆ ꢀ ꢁ ꢂ ꢃꢄ ꢅ ꢇꢆ ꢀꢁ ꢂꢃ ꢄ ꢅ ꢈꢆ ꢀꢁ ꢂꢃ ꢄ ꢅ ꢉꢆ ꢀ ꢁꢂ ꢃ ꢄ ꢊ

ꢎ

ꢁ

ꢋ

ꢌ

ꢂ

ꢍꢎ

ꢏ 

ꢐ

ꢑ

ꢒ

ꢂ

ꢓ

ꢏꢓ

ꢎ

ꢔ

ꢕ

ꢖ

ꢇ

ꢗ

ꢎ

ꢐ

ꢒ

ꢑ

ꢇꢀ

ꢓ

ꢔ

ꢇ

ꢁ

ꢇ

ꢍ

ꢐ

ꢁ

ꢓ

ꢘ

ꢓ

ꢒ

ꢑ

ꢏ

SLOS092D − SEPTEMBER 1987 − REVISED MARCH 2001

electrical characteristics at specified free-air temperature, V

= 5 V (unless otherwise noted)

DD

TLC274I, TLC274AI,

TLC274BI, TLC279I

†

PARAMETER

TEST CONDITIONS

UNIT

T

A

MIN

TYP

MAX

10

25°C

Full range

25°C

1.1

V

R

= 1.4 V,

= 50 Ω,

V

R

= 0,

= 10 kΩ

O

S

IC

L

TLC274I

TLC274AI

TLC274BI

TLC279I

13

mV

0.9

340

320

5

V

R

= 1.4 V,

= 50 Ω,

V

R

= 0,

= 10 kΩ

O

IC

Full range

25°C

7

S

L

V

IO

Input offset voltage

2000

3500

900

2000

V

R

= 1.4 V,

= 50 Ω,

V

R

= 0,

= 10 kΩ

O

IC

Full range

25°C

S

L

µV

V

R

= 1.4 V,

= 50 Ω,

V

R

= 0,

= 10 kΩ

O

IC

Full range

S

L

Average temperature coefficient of input

offset voltage

25°C to

85°C

α

1.8

µV/°C

pA

VIO

25°C

85°C

25°C

85°C

0.1

24

60

1000

60

I

IO

Input offset current (see Note 4)

Input bias current (see Note 4)

V

O

= 2.5 V,

V

IC

= 2.5 V

0.6

200

I

IB

pA

2000

−0.2

to

−0.3

to

4.2

25°C

V

4

Common-mode input voltage range

(see Note 5)

V

ICR

−0.2

to

3.5

Full range

V

25°C

−40°C

85°C

3.2

3

3.8

0

V

High-level output voltage

Low-level output voltage

V

= 100 mV,

R

= 10 kΩ

= 0

OH

ID

O

L

3

25°C

50

−40°C

85°C

0

= −100 mV,

= 0.25 V to 2 V,

I

mV

V/mV

dB

OL

0

25°C

5

3.5

65

60

65

60

23

32

19

80

81

86

95

92

96

2.7

3.8

2.1

Large-signal differential voltage

amplification

−40°C

85°C

A

VD

R

= 10 kΩ

L

25°C

−40°C

85°C

CMRR Common-mode rejection ratio

Supply-voltage rejection ratio

= V min

ICR

IC

25°C

−40°C

85°C

k

V

= 5 V to 10 V,

V

= 1.4 V

dB

SVR

DD

O

(∆V

/∆V )

DD

IO

25°C

6.4

8.8

4.8

= 2.5 V,

O

IC

I

Supply current (four amplifiers)

−40°C

85°C

mA

DD

No load

†

Full range is −40°C to 85°C.

NOTES: 4. The typical values of input bias current and input offset current below 5 pA were determined mathematically.

5. This range also applies to each input individually.

8

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

ꢀ ꢁꢂ ꢃ ꢄ ꢅꢆ ꢀ ꢁꢂ ꢃ ꢄ ꢅꢇ ꢆ ꢀ ꢁꢂ ꢃ ꢄ ꢅꢈ ꢆ ꢀ ꢁꢂ ꢃ ꢄ ꢅꢉꢆ ꢀꢁ ꢂꢃ ꢄꢊ

ꢐꢑꢒ ꢂꢓꢏ ꢓꢎ ꢔ ꢕ ꢖꢇꢗ ꢎ ꢐꢒꢑ ꢇꢀ ꢓꢎ ꢔꢇꢁ ꢇꢍ ꢐ ꢁꢓ ꢘꢓ ꢒꢑ ꢏ

ꢁꢋ

ꢌ

ꢂ

ꢍ

ꢎ

ꢏ 

SLOS092D − SEPTEMBER 1987 − REVISED MARCH 2001

electrical characteristics at specified free-air temperature, V

= 10 V (unless otherwise noted)

DD

TLC274I, TLC274AI,

TLC274BI, TLC279I

†

PARAMETER

TEST CONDITIONS

UNIT

T

A

MIN

TYP

MAX

10

25°C

Full range

25°C

1.1

V

R

= 1.4 V,

= 50 Ω,

V

R

= 0,

= 10 kΩ

O

S

IC

L

TLC274I

TLC274AI

TLC274BI

TLC279I

13

mV

0.9

390

370

5

V

R

= 1.4 V,

= 50 Ω,

V

R

= 0,

= 10 kΩ

O

IC

Full range

25°C

7

S

L

V

IO

Input offset voltage

2000

3500

1200

2900

V

R

= 1.4 V,

= 50 Ω,

V

R

= 0,

= 10 kΩ

O

IC

Full range

25°C

S

L

µV

V

R

= 1.4 V,

= 50 Ω,

V

R

= 0,

= 10 kΩ

O

IC

Full range

S

L

Average temperature coefficient of input

offset voltage

25°C to

85°C

α

2

µV/°C

pA

VIO

25°C

85°C

25°C

85°C

0.1

26

60

1000

60

I

IO

Input offset current (see Note 4)

Input bias current (see Note 4)

V

O

= 5 V,

V

IC

= 5 V

0.7

220

I

IB

pA

2000

−0.2

to

−0.3

to

9.2

25°C

V

9

Common-mode input voltage range

(see Note 5)

V

ICR

−0.2

to

Full range

8.5

25°C

−40°C

85°C

8

7.8

8.5

0

V

High-level output voltage

Low-level output voltage

V

= 100 mV,

= −100 mV,

= 1 V to 6 V,

R

= 10 kΩ

= 0

V

mV

V/mV

dB

OH

ID

O

L

25°C

50

−40°C

85°C

0

I

OL

0

25°C

10

7

36

47

31

85

87

88

95

92

96

3.8

5.5

2.9

Large-signal differential voltage

amplification

−40°C

85°C

A

R

= 10 kΩ

VD

L

7

25°C

65

60

65

60

−40°C

85°C

CMRR Common-mode rejection ratio

Supply-voltage rejection ratio

= V min

ICR

IC

25°C

−40°C

85°C

k

V

= 5 V to 10 V,

V

= 1.4 V

dB

SVR

DD

O

(∆V

/∆V )

DD

IO

25°C

8

10

= 5 V,

O

IC

I

Supply current (four amplifiers)

−40°C

85°C

mA

DD

No load

6.4

†

Full range is −40°C to 85°C.

NOTES: 4. The typical values of input bias current and input offset current below 5 pA were determined mathematically.

5. This range also applies to each input individually.

9

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

ꢀ ꢁ ꢂ ꢃꢄ ꢅ ꢆ ꢀ ꢁ ꢂ ꢃꢄ ꢅ ꢇꢆ ꢀꢁ ꢂꢃ ꢄ ꢅ ꢈꢆ ꢀꢁ ꢂꢃ ꢄ ꢅ ꢉꢆ ꢀ ꢁꢂ ꢃ ꢄ ꢊ

ꢎ

ꢁ

ꢋ

ꢌ

ꢂ

ꢍꢎ

ꢏ 

ꢐ

ꢑ

ꢒ

ꢂ

ꢓ

ꢏꢓ

ꢎ

ꢔ

ꢕ

ꢖ

ꢇ

ꢗ

ꢎ

ꢐꢒ

ꢑ

ꢇꢀ

ꢓ

ꢔ

ꢇ

ꢁ

ꢇ

ꢍ

ꢐ

ꢁ

ꢓ

ꢘ

ꢓ

ꢒ

ꢑ

ꢏ

SLOS092D − SEPTEMBER 1987 − REVISED MARCH 2001

electrical characteristics at specified free-air temperature, V

= 5 V (unless otherwise noted)

DD

TLC274M, TLC279M

†

T

A

PARAMETER

TEST CONDITIONS

UNIT

MIN

TYP

MAX

10

25°C

Full range

25°C

1.1

V

R

= 1.4 V,

= 50 Ω,

V

R

= 0,

= 10 kΩ

O

S

IC

L

TLC274M

TLC279M

mV

12

V

IO

Input offset voltage

320

900

3750

V

R

= 1.4 V,

= 50 Ω,

V

R

= 0,

= 10 kΩ

O

IC

L

µV

Full range

S

Average temperature coefficient of input

offset voltage

25°C to

125°C

α

VIO

2.1

µV/°C

25°C

125°C

25°C

0.1

1.4

0.6

9

60

15

60

35

pA

nA

pA

nA

I

Input offset current (see Note 4)

Input bias current (see Note 4)

IO

V

O

= 2.5 V,

V

IC

= 2.5 V

I

IB

125°C

0

to

4

−0.3

to

4.2

25°C

V

Common-mode input voltage range

(see Note 5)

V

ICR

0

to

3.5

Full range

25°C

−55°C

125°C

25°C

3.2

3

3.8

0

V

High-level output voltage

Low-level output voltage

V

= 100 mV,

R

= 10 kΩ

= 0

V

mV

V/mV

dB

OH

ID

O

L

3

50

−55°C

125°C

25°C

0

= −100 mV,

= 0.25 V to 2 V,

I

OL

0

5

3.5

65

60

65

60

23

35

16

80

81

84

95

90

97

2.7

4

Large-signal differential voltage

amplification

−55°C

125°C

25°C

A

VD

R

= 10 kΩ

L

−55°C

125°C

25°C

CMRR Common-mode rejection ratio

Supply-voltage rejection ratio

= V min

ICR

IC

−55°C

125°C

25°C

k

V

= 5 V to 10 V,

V

= 1.4 V

dB

SVR

DD

O

(∆V

/∆V )

DD

IO

6.4

10

= 2.5 V,

O

IC

I

Supply current (four amplifiers)

−55°C

125°C

mA

DD

No load

1.9

4.4

†

Full range is −55°C to 125°C.

NOTES: 4. The typical values of input bias current and input offset current below 5 pA were determined mathematically.

5. This range also applies to each input individually.

10

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

ꢀ ꢁꢂ ꢃ ꢄ ꢅꢆ ꢀ ꢁꢂ ꢃ ꢄ ꢅꢇ ꢆ ꢀ ꢁꢂ ꢃ ꢄ ꢅꢈ ꢆ ꢀ ꢁꢂ ꢃ ꢄ ꢅꢉꢆ ꢀꢁ ꢂꢃ ꢄꢊ

ꢐꢑꢒ ꢂꢓꢏ ꢓꢎ ꢔ ꢕ ꢖꢇꢗ ꢎ ꢐꢒꢑ ꢇꢀ ꢓꢎ ꢔꢇꢁ ꢇꢍ ꢐ ꢁꢓ ꢘꢓ ꢒꢑ ꢏ

ꢁꢋ

ꢌ

ꢂ

ꢍ

ꢎ

ꢏ 

SLOS092D − SEPTEMBER 1987 − REVISED MARCH 2001

electrical characteristics at specified free-air temperature, V

= 10 V (unless) otherwise noted)

DD

TLC274M, TLC279M

†

T

A

PARAMETER

TEST CONDITIONS

UNIT

MIN

TYP

MAX

10

25°C

Full range

25°C

1.1

V

R

= 1.4 V,

= 50 Ω,

V

R

= 0,

= 10 kΩ

O

S

IC

L

TLC274M

TLC279M

mV

12

V

IO

Input offset voltage

370

1200

4300

V

R

= 1.4 V,

= 50 Ω,

V

R

= 0,

= 10 kΩ

O

IC

L

µV

Full range

S

Average temperature coefficient of input

offset voltage

25°C to

125°C

α

VIO

2.2

µV/°C

25°C

125°C

25°C

0.1

1.8

0.7

10

60

15

60

35

pA

nA

pA

nA

I

Input offset current (see Note 4)

Input bias current (see Note 4)

IO

V

O

= 5 V,

V

IC

= 5 V

I

IB

125°C

0

to

9

−0.3

to

9.2

25°C

V

Common-mode input voltage range

(see Note 5)

V

ICR

0

to

8.5

Full range

25°C

−55°C

125°C

25°C

8

7.8

8.5

8.4

0

V

High-level output voltage

Low-level output voltage

V

= 100 mV,

= −100 mV,

= 1 V to 6 V,

R

= 10 kΩ

= 0

V

mV

V/mV

dB

OH

ID

O

L

50

−55°C

125°C

25°C

0

I

OL

0

10

7

36

50

27

85

87

86

95

90

97

3.8

6.0

2.5

Large-signal differential voltage

amplification

−55°C

125°C

25°C

A

VD

R

= 10 kΩ

L

7

65

60

65

60

−55°C

125°C

25°C

CMRR Common-mode rejection ratio

Supply-voltage rejection ratio

= V min

ICR

IC

−55°C

125°C

25°C

k

V

= 5 V to 10 V,

V

= 1.4 V

dB

SVR

DD

O

(∆V

/∆V )

DD

IO

8

12

= 5 V,

O

IC

I

Supply current (four amplifiers)

−55°C

125°C

mA

DD

No load

5.6

†

Full range is −55°C to 125°C.

NOTES: 4. The typical values of input bias current and input offset current below 5 pA were determined mathematically.

5. This range also applies to each input individually.

11

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

ꢀ ꢁ ꢂ ꢃꢄ ꢅ ꢆ ꢀ ꢁ ꢂ ꢃꢄ ꢅ ꢇꢆ ꢀꢁ ꢂꢃ ꢄ ꢅ ꢈꢆ ꢀꢁ ꢂꢃ ꢄ ꢅ ꢉꢆ ꢀ ꢁꢂ ꢃ ꢄ ꢊ

ꢎ

ꢁ

ꢋ

ꢌ

ꢂ

ꢍꢎ

ꢏ 

ꢐ

ꢑ

ꢒ

ꢂ

ꢓ

ꢏꢓ

ꢎ

ꢔ

ꢕ

ꢖ

ꢇ

ꢗ

ꢎ

ꢐꢒ

ꢑ

ꢇꢀ

ꢓ

ꢔ

ꢇ

ꢁ

ꢇ

ꢍ

ꢐ

ꢁ

ꢓ

ꢘ

ꢓ

ꢒ

ꢑ

ꢏ

SLOS092D − SEPTEMBER 1987 − REVISED MARCH 2001

operating characteristics at specified free-air temperature, V

= 5 V

DD

TLC274C, TLC274AC,

TLC274AC,

TLC274BC, TLC279C

PARAMETER

TEST CONDITIONS

T

A

UNIT

MIN

TYP

3.6

4

MAX

25°C

0°C

V

= 1 V

IPP

R

C

= 10 Ω,

L

70°C

25°C

0°C

3

= 20 F,

SR

Slew rate at unity gain

V/µs

P

2.9

3.1

2.5

See Figure 1

= 2.5 V

IPP

70°C

f = 1 kHz,

See Figure 2

R

= 20 Ω,

S

L

V

n

Equivalent input noise voltage

25°C

25

nV/√Hz

25°C

0°C

320

340

260

1.7

2

V

R

= V

OH

= 10 kΩ,

,

C

= 20 F,

P

O

L

B

Maximum output-swing bandwidth

kHz

OM

See Figure 1

70°C

25°C

0°C

V = 10 mV,

I

See Figure 3

C = 20 F,

L P

Unity-gain bandwidth

Phase margin

MHz

1

70°C

25°C

0°C

1.3

46°

47°

44°

V = 10 mV,

f = B ,

1

I

L

φ

m

C

= 20 F,

P

70°C

operating characteristics at specified free-air temperature, V

= 10 V

DD

TLC274C, TLC274AC,

TLC274AC,

TLC274BC, TLC279C

PARAMETER

TEST CONDITIONS

T

A

UNIT

MIN

TYP

5.3

5.9

4.3

4.6

5.1

3.8

MAX

25°C

0°C

V

= 1 V

IPP

R

C

= 10 Ω,

L

70°C

25°C

0°C

= 20 F,

SR

Slew rate at unity gain

V/µs

P

See Figure 1

= 5.5 V

IPP

70°C

f = 1 kHz,

See Figure 2

R

= 20 Ω,

S

L

V

n

Equivalent input noise voltage

25°C

25

nV/√Hz

25°C

0°C

200

220

140

2.2

2.5

1.8

49°

50°

46°

V

R

= V

OH

= 10 kΩ,

,

C

= 20 F,

P

O

L

B

Maximum output-swing bandwidth

kHz

OM

See Figure 1

70°C

25°C

0°C

V = 10 mV,

I

See Figure 3

C = 20 F,

L P

Unity-gain bandwidth

Phase margin

MHz

1

70°C

25°C

0°C

V = 10 mV,

f = B ,

1

See Figure 3

I

L

φ

m

C

= 20 F,

P

70°C

12

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

ꢀ ꢁꢂ ꢃ ꢄ ꢅꢆ ꢀ ꢁꢂ ꢃ ꢄ ꢅꢇ ꢆ ꢀ ꢁꢂ ꢃ ꢄ ꢅꢈ ꢆ ꢀ ꢁꢂ ꢃ ꢄ ꢅꢉꢆ ꢀꢁ ꢂꢃ ꢄꢊ

ꢐꢑꢒ ꢂꢓꢏ ꢓꢎ ꢔ ꢕ ꢖꢇꢗ ꢎ ꢐꢒꢑ ꢇꢀ ꢓꢎ ꢔꢇꢁ ꢇꢍ ꢐ ꢁꢓ ꢘꢓ ꢒꢑ ꢏ

ꢁꢋ

ꢌ

ꢂ

ꢍ

ꢎ

ꢏ 

SLOS092D − SEPTEMBER 1987 − REVISED MARCH 2001

operating characteristics at specified free-air temperature, V

= 5 V

DD

TLC274I, TLC274AI,

TLC274BI, TLC279I

PARAMETER

TEST CONDITIONS

T

A

UNIT

MIN

TYP

3.6

4.5

2.8

2.9

3.5

2.3

MAX

25°C

−40°C

85°C

V

= 1 V

IPP

R

C

= 10 kΩ,

L

= 20 F,

SR

Slew rate at unity gain

V/µs

P

25°C

See Figure 1

−40°C

85°C

V

= 2.5 V

R

= 20 Ω,

f = 1 kHz,

See Figure 2

S

V

n

Equivalent input noise voltage

25°C

25

nV/√Hz

25°C

−40°C

85°C

320

380

250

1.7

2.6

1.2

46°

49°

43°

V

R

= V

OH

,

C

= 20 F,

P

O

L

B

Maximum output-swing bandwidth

kHz

OM

= 10 kΩ,

See Figure 1

25°C

V = 10 mV,

I

See Figure 3

C = 20 F,

L P

−40°C

85°C

Unity-gain bandwidth

Phase margin

MHz

1

25°C

V

C

= 10 mV,

f = B ,

1

See Figure 3

I

φ

m

−40°C

85°C

= 20 F,

L

P

operating characteristics at specified free-air temperature, V

= 10 V

DD

TLC274I, TLC274AI,

TLC274BI, TLC279I

PARAMETER

TEST CONDITIONS

T

A

UNIT

MIN

TYP

5.3

6.7

4

MAX

25°C

−40°C

85°C

V

= 1 V

IPP

R

C

= 10 Ω,

L

= 20 F,

SR

Slew rate at unity gain

V/µs

P

25°C

4.6

5.8

3.5

See Figure 1

−40°C

85°C

V

= 5.5 V

f = 1 kHz,

See Figure 2

R

= 20 Ω,

S

V

n

Equivalent input noise voltage

25°C

25

nV/√Hz

25°C

−40°C

85°C

200

260

130

2.2

3.1

1.7

49°

52°

46°

V

R

= V

OH

,

C

= 20 F,

P

O

L

B

Maximum output-swing bandwidth

kHz

OM

= 10 kΩ,

See Figure 1

25°C

V = 10 mV,

I

See Figure 3

C = 20 F,

L P

−40°C

85°C

Unity-gain bandwidth

Phase margin

MHz

1

25°C

V

C

= 10 mV,

f = B ,

1

See Figure 3

I

φ

m

−40°C

85°C

= 20 F,

L

P

13

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

ꢀ ꢁ ꢂ ꢃꢄ ꢅ ꢆ ꢀ ꢁ ꢂ ꢃꢄ ꢅ ꢇꢆ ꢀꢁ ꢂꢃ ꢄ ꢅ ꢈꢆ ꢀꢁ ꢂꢃ ꢄ ꢅ ꢉꢆ ꢀ ꢁꢂ ꢃ ꢄ ꢊ

ꢎ

ꢁ

ꢋ

ꢌ

ꢂ

ꢍ

ꢎ

ꢏ 

ꢐ

ꢑ

ꢒ

ꢂ

ꢓ

ꢏꢓ

ꢎ

ꢔ

ꢕ

ꢖ

ꢇ

ꢗ

ꢎ

ꢐꢒ

ꢑ

ꢇꢀ

ꢓ

ꢔ

ꢇ

ꢁ

ꢇ

ꢍ

ꢐ

ꢁ

ꢓ

ꢘ

ꢓ

ꢒ

ꢑ

ꢏ

SLOS092D − SEPTEMBER 1987 − REVISED MARCH 2001

operating characteristics at specified free-air temperature, V

= 5 V

DD

TLC274M, TLC279M

PARAMETER

TEST CONDITIONS

T

UNIT

A

MIN

TYP

3.6

4.7

2.3

2.9

3.7

2

MAX

25°C

−55°C

125°C

25°C

V

= 1 V

IPP

R

C

= 10 kΩ,

L

= 20 F,

SR

Slew rate at unity gain

V/µs

P

See Figure 1

−55°C

125°C

V

= 2.5 V

f = 1 kHz,

See Figure 2

R

= 20 Ω,

S

V

n

Equivalent input noise voltage

25°C

25

nV/√Hz

25°C

−55°C

125°C

25°C

320

400

230

1.7

2.9

1.1

46°

49°

41°

V

R

= V

= 10 kΩ,

,

C

= 20 F,

P

O

L

OH

L

kHz

B

Maximum output-swing bandwidth

OM

See Figure 1

V

I

= 10 mV,

C = 20 F,

L P

−55°C

125°C

25°C

MHz

Unity-gain bandwidth

Phase margin

1

See Figure 3

V

C

= 10 mV,

= 20 F,

f = B ,

1

See Figure 3

I

φ

m

−55°C

125°C

L

P

operating characteristics at specified free-air temperature, V

= 10 V

DD

TLC274M, TLC279M

PARAMETER

TEST CONDITIONS

T

UNIT

A

MIN

TYP

5.3

7.1

3.1

4.6

6.1

2.7

MAX

25°C

−55°C

125°C

25°C

V

= 1 V

IPP

R

C

= 10 Ω ,

L

= 20 F,

SR

Slew rate at unity gain

V/µs

P

See Figure 1

−55°C

125°C

V

= 5.5 V

f = 1 kHz,

See Figure 2

R

= 20 Ω,

S

V

n

Equivalent input noise voltage

25°C

25

nV/√Hz

25°C

−55°C

125°C

25°C

200

280

110

2.2

3.4

1.6

49°

52°

44°

V

R

= V

= 10 kΩ,

,

C

= 20 F,

P

O

L

OH

L

B

Maximum output-swing bandwidth

kHz

OM

See Figure 1

V

I

= 10 mV,

C = 20 F,

L P

−55°C

125°C

25°C

Unity-gain bandwidth

Phase margin

MHz

1

See Figure 3

V

C

= 10 mV,

= 20 F,

f = B ,

1

See Figure 3

I

φ

m

−55°C

125°C

L

P

14

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

ꢀ ꢁꢂ ꢃ ꢄ ꢅꢆ ꢀ ꢁꢂ ꢃ ꢄ ꢅꢇ ꢆ ꢀ ꢁꢂ ꢃ ꢄ ꢅꢈ ꢆ ꢀ ꢁꢂ ꢃ ꢄ ꢅꢉꢆ ꢀꢁ ꢂꢃ ꢄꢊ

ꢐꢑꢒ ꢂꢓꢏ ꢓꢎ ꢔ ꢕ ꢖꢇꢗ ꢎ ꢐꢒꢑ ꢇꢀ ꢓꢎ ꢔꢇꢁ ꢇꢍ ꢐ ꢁꢓ ꢘꢓ ꢒꢑ ꢏ

ꢁꢋ

ꢌ

ꢂ

ꢍ

ꢎ

ꢏ 

SLOS092D − SEPTEMBER 1987 − REVISED MARCH 2001

electrical characteristics, V

= 5 V, T = 25°C (unless otherwise noted)

DD

A

TLC274Y

TYP

PARAMETER

Input offset voltage

TEST CONDITIONS

UNIT

MIN

MAX

V

R

= 1.4 V,

= 50 Ω,

V

R

= 0,

= 10 kΩ

O

S

IC

V

IO

1.1

10

mV

L

I

Input offset current (see Note 4)

Input bias current (see Note 4)

0.1

0.6

pA

IO

V

O

= 2.5 V,

V

IC

= 2.5 V

IB

−0.2

to

−0.3

to

4.2

V

ICR

Common-mode input voltage range (see Note 5)

V

4

V

High-level output voltage

V

= 100 mV,

R

= 10 kΩ

= 0

3.2

3.8

0

V

mV

V/mV

dB

OH

ID

O

L

Low-level output voltage

= −100 mV,

= 0.25 V to 2 V,

I

50

OL

A

VD

Large-signal differential voltage amplification

R

= 10 kΩ

5

65

23

80

95

L

CMRR Common-mode rejection ratio

= V

min

= 5 V to 10 V,

IC

DD

ICR

k

Supply-voltage rejection ratio (∆V

/∆V

IO

)

V

= 1.4 V

dB

SVR

DD

O

= 2.5 V,

O

IC

I

Supply current (four amplifiers)

2.7

6.4

mA

DD

No load

electrical characteristics, V

= 10 V, T = 25°C (unless otherwise noted)

DD

A

TLC274Y

TYP

PARAMETER

Input offset voltage

TEST CONDITIONS

UNIT

MIN

MAX

V

R

= 1.4 V,

= 50 Ω,

V

R

= 0,

= 10 kΩ

O

S

IC

V

IO

1.1

10

mV

L

I

Input offset current (see Note 4)

Input bias current (see Note 4)

0.1

0.7

pA

IO

V

O

= 5 V,

V

IC

= 5 V

IB

−0.2

to

−0.3

to

9.2

V

ICR

Common-mode input voltage range (see Note 5)

V

9

V

High-level output voltage

V

= 100 mV,

= −100 mV,

= 1 V to 6 V,

R

= 10 kΩ

= 0

8

8.5

0

V

mV

V/mV

dB

OH

ID

O

L

Low-level output voltage

I

50

OL

A

VD

Large-signal differential voltage amplification

R

= 10 kΩ

10

65

36

85

95

L

CMRR Common-mode rejection ratio

= V

min

= 5 V to 10 V,

IC

DD

ICR

k

Supply-voltage rejection ratio (∆V

/∆V

IO

)

V

= 1.4 V

dB

SVR

DD

O

= 5 V,

O

IC

I

Supply current (four amplifiers)

3.8

8

mA

DD

No load

NOTES: 4. The typical values of input bias current and input offset current below 5 pA were determined mathematically.

5. This range also applies to each input individually.

15

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

ꢀ ꢁ ꢂ ꢃꢄ ꢅ ꢆ ꢀ ꢁ ꢂ ꢃꢄ ꢅ ꢇꢆ ꢀꢁ ꢂꢃ ꢄ ꢅ ꢈꢆ ꢀꢁ ꢂꢃ ꢄ ꢅ ꢉꢆ ꢀ ꢁꢂ ꢃ ꢄ ꢊ

ꢏ 

ꢁ

ꢋ

ꢌ

ꢂ

ꢍ

ꢎ

ꢐꢑ ꢒ ꢂꢓ ꢏꢓ ꢎ ꢔ ꢕ ꢖꢇꢗ ꢎ ꢐꢒ ꢑꢇꢀ ꢓꢎ ꢔꢇꢁ ꢇꢍ ꢐꢁ ꢓꢘ ꢓꢒ ꢑꢏ

SLOS092D − SEPTEMBER 1987 − REVISED MARCH 2001

operating characteristics, V

= 5 V, T = 25°C

A

DD

TLC274Y

TYP

3.6

PARAMETER

TEST CONDITIONS

UNIT

MIN

MAX

V

= 1 V

R

= 10 kΩ,

C

= 20 F,

P

IPP

L

SR

Slew rate at unity gain

V/µs

nV/√Hz

kHz

See Figure 1

= 2.5 V

2.9

IPP

V

B

Equivalent input noise voltage

f = 1 kHz,

R

C

= 20 Ω,

See Figure 2

R = 10 kΩ,

L

25

n

S

L

V

O

= V

OH

,

= 20 F,

P

Maximum output-swing bandwidth

Unity-gain bandwidth

Phase margin

320

1.7

46°

OM

See Figure 1

V

= 10 mV,

C

= 20 F,

See Figure 3

MHz

1

I

L

P

f = B ,

C

= 20 F,

L P

I

1

φ

m

See Figure 3

operating characteristics, V

= 10 V, T = 25°C

A

DD

TLC274Y

TYP

5.3

PARAMETER

TEST CONDITIONS

UNIT

MIN

MAX

V

= 1 V

R

= 10 kΩ,

C

= 20 F,

P

IPP

L

SR

Slew rate at unity gain

V/µs

nV/√Hz

kHz

See Figure 1

= 5.5 V

4.6

IPP

V

B

Equivalent input noise voltage

f = 1 kHz,

R

C

= 20 Ω,

See Figure 2

R = 10 kΩ,

L

25

n

S

L

V

O

= V

OH

,

= 20 F,

P

Maximum output-swing bandwidth

Unity-gain bandwidth

Phase margin

200

2.2

49°

OM

See Figure 1

V

= 10 mV,

C

= 20 F,

See Figure 3

C = 20 F,

L

MHz

1

I

L

P

f = B ,

I

1

P

φ

m

See Figure 3

16

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

ꢀ ꢁꢂ ꢃ ꢄ ꢅꢆ ꢀ ꢁꢂ ꢃ ꢄ ꢅꢇ ꢆ ꢀ ꢁꢂ ꢃ ꢄ ꢅꢈ ꢆ ꢀ ꢁꢂ ꢃ ꢄ ꢅꢉꢆ ꢀꢁ ꢂꢃ ꢄꢊ

ꢐꢑꢒ ꢂꢓꢏ ꢓꢎ ꢔ ꢕ ꢖꢇꢗ ꢎ ꢐꢒꢑ ꢇꢀ ꢓꢎ ꢔꢇꢁ ꢇꢍ ꢐ ꢁꢓ ꢘꢓ ꢒꢑ ꢏ

ꢁꢋ

ꢌ

ꢂ

ꢍ

ꢎ

ꢏ 

SLOS092D − SEPTEMBER 1987 − REVISED MARCH 2001

PARAMETER MEASUREMENT INFORMATION

single-supply versus split-supply test circuits

Because the TLC274 and TLC279 are optimized for single-supply operation, circuit configurations used for the

various tests often present some inconvenience since the input signal, in many cases, must be offset from

ground. This inconvenience can be avoided by testing the device with split supplies and the output load tied to

the negative rail. A comparison of single-supply versus split-supply test circuits is shown below. The use of either

circuit gives the same result.

V

DD

V

DD

+

−

V

O

V

O

+

V

I

V

I

C

R

C

R

L

V

DD

−

(a) SINGLE SUPPLY

(b) SPLIT SUPPLY

Figure 1. Unity-Gain Amplifier

2 kΩ

V

DD

+

V

DD

20 Ω

−

+

−

+

1/2 V

DD

V

O

V

O

20 Ω

V

DD

−

(a) SINGLE SUPPLY

(b) SPLIT SUPPLY

Figure 2. Noise-Test Circuit

10 kΩ

V

+

DD

100 Ω

−

V

I

V

I

V

O

V

O

+

1/2 V

DD

C

L

V

DD

−

(a) SINGLE SUPPLY

(b) SPLIT SUPPLY

Figure 3. Gain-of-100 Inverting Amplifier

17

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

ꢀ ꢁ ꢂ ꢃꢄ ꢅ ꢆ ꢀ ꢁ ꢂ ꢃꢄ ꢅ ꢇꢆ ꢀꢁ ꢂꢃ ꢄ ꢅ ꢈꢆ ꢀꢁ ꢂꢃ ꢄ ꢅ ꢉꢆ ꢀ ꢁꢂ ꢃ ꢄ ꢊ

ꢏ 

ꢁ

ꢋ

ꢌ

ꢂ

ꢍꢎ

ꢐꢑ ꢒ ꢂꢓ ꢏꢓ ꢎ ꢔ ꢕ ꢖꢇꢗ ꢎ ꢐꢒ ꢑꢇꢀ ꢓꢎ ꢔꢇꢁ ꢇꢍ ꢐꢁ ꢓꢘ ꢓꢒ ꢑꢏ

SLOS092D − SEPTEMBER 1987 − REVISED MARCH 2001

PARAMETER MEASUREMENT INFORMATION

input bias current

Because of the high input impedance of the TLC274 and TLC279 operational amplifiers, attempts to measure

the input bias current can result in erroneous readings. The bias current at normal room ambient temperature

is typically less than 1 pA, a value that is easily exceeded by leakages on the test socket. Two suggestions are

offered to avoid erroneous measurements:

1. Isolate the device from other potential leakage sources. Use a grounded shield around and between the

device inputs (see Figure 4). Leakages that would otherwise flow to the inputs are shunted away.

2. Compensate for the leakage of the test socket by actually performing an input bias current test (using

a picoammeter) with no device in the test socket. The actual input bias current can then be calculated

by subtracting the open-socket leakage readings from the readings obtained with a device in the test

socket.

One word of caution: many automatic testers as well as some bench-top operational amplifier testers use the

servo-loop technique with a resistor in series with the device input to measure the input bias current (the voltage

drop across the series resistor is measured and the bias current is calculated). This method requires that a

device be inserted into the test socket to obtain a correct reading; therefore, an open-socket reading is not

feasible using this method.

7

1

V = V

IC

8

14

Figure 4. Isolation Metal Around Device Inputs (J and N packages)

low-level output voltage

To obtain low-supply-voltage operation, some compromise was necessary in the input stage. This compromise

results in the device low-level output being dependent on both the common-mode input voltage level as well

as the differential input voltage level. When attempting to correlate low-level output readings with those quoted

in the electrical specifications, these two conditions should be observed. If conditions other than these are to

be used, please refer to Figures 14 through 19 in the Typical Characteristics of this data sheet.

input offset voltage temperature coefficient

Erroneous readings often result from attempts to measure temperature coefficient of input offset voltage. This

parameter is actually a calculation using input offset voltage measurements obtained at two different

temperatures. When one (or both) of the temperatures is below freezing, moisture can collect on both the device

and the test socket. This moisture results in leakage and contact resistance, which can cause erroneous input

offset voltage readings. The isolation techniques previously mentioned have no effect on the leakage since the

moisture also covers the isolation metal itself, thereby rendering it useless. It is suggested that these

measurements be performed at temperatures above freezing to minimize error.

18

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

ꢀ ꢁꢂ ꢃ ꢄ ꢅꢆ ꢀ ꢁꢂ ꢃ ꢄ ꢅꢇ ꢆ ꢀ ꢁꢂ ꢃ ꢄ ꢅꢈ ꢆ ꢀ ꢁꢂ ꢃ ꢄ ꢅꢉꢆ ꢀꢁ ꢂꢃ ꢄꢊ

ꢐꢑꢒ ꢂꢓꢏ ꢓꢎ ꢔ ꢕ ꢖꢇꢗ ꢎ ꢐꢒꢑ ꢇꢀ ꢓꢎ ꢔꢇꢁ ꢇꢍ ꢐ ꢁꢓ ꢘꢓ ꢒꢑ ꢏ

ꢁꢋ

ꢌ

ꢂ

ꢍ

ꢎ

ꢏ 

SLOS092D − SEPTEMBER 1987 − REVISED MARCH 2001

PARAMETER MEASUREMENT INFORMATION

full-power response

Full-power response, the frequency above which the operational amplifier slew rate limits the output voltage

swing, is often specified two ways: full-linear response and full-peak response. The full-linear response is

generally measured by monitoring the distortion level of the output while increasing the frequency of a sinusoidal

input signal until the maximum frequency is found above which the output contains significant distortion. The

full-peak response is defined as the maximum output frequency, without regard to distortion, above which full

peak-to-peak output swing cannot be maintained.

Because there is no industry-wide accepted value for significant distortion, the full-peak response is specified

in this data sheet and is measured using the circuit of Figure 1. The initial setup involves the use of a sinusoidal

input to determine the maximum peak-to-peak output of the device (the amplitude of the sinusoidal wave is

increased until clipping occurs). The sinusoidal wave is then replaced with a square wave of the same

amplitude. The frequency is then increased until the maximum peak-to-peak output can no longer be maintained

(Figure 5). A square wave is used to allow a more accurate determination of the point at which the maximum

peak-to-peak output is reached.

(a) f = 1 kHz

(b) BOM > f > 1 kHz

(c) f = BOM

(d) f > BOM

Figure 5. Full-Power-Response Output Signal

test time

Inadequate test time is a frequent problem, especially when testing CMOS devices in a high-volume,

short-test-time environment. Internal capacitances are inherently higher in CMOS than in bipolar and BiFET

devices and require longer test times than their bipolar and BiFET counterparts. The problem becomes more

pronounced with reduced supply levels and lower temperatures.

19

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

ꢀ ꢁ ꢂ ꢃꢄ ꢅ ꢆ ꢀ ꢁ ꢂ ꢃꢄ ꢅ ꢇꢆ ꢀꢁ ꢂꢃ ꢄ ꢅ ꢈꢆ ꢀꢁ ꢂꢃ ꢄ ꢅ ꢉꢆ ꢀ ꢁꢂ ꢃ ꢄ ꢊ

ꢏ 

ꢁ

ꢋ

ꢌ

ꢂ

ꢍꢎ

ꢐꢑ ꢒ ꢂꢓ ꢏꢓ ꢎ ꢔ ꢕ ꢖꢇꢗ ꢎ ꢐꢒ ꢑꢇꢀ ꢓꢎ ꢔꢇꢁ ꢇꢍ ꢐꢁ ꢓꢘ ꢓꢒ ꢑꢏ

SLOS092D − SEPTEMBER 1987 − REVISED MARCH 2001

TYPICAL CHARACTERISTICS

Table of Graphs

FIGURE

6, 7

V

IO

Input offset voltage

Distribution

α

VIO

Temperature coefficient of input offset voltage

Distribution

8, 9

vs High-level output current

vs Supply voltage

vs Free-air temperature

10, 11

12

13

V

High-level output voltage

OH

vs Common-mode input voltage

vs Differential input voltage

vs Free-air temperature

14, 15

16

17

Low-level output voltage

OL

vs Low-level output current

18, 19

vs Supply voltage

vs Free-air temperature

vs Frequency

20

21

32, 33

A

VD

Large-signal differential voltage amplification

I

Input bias current

vs Free-air temperature

vs Supply voltage

22

23

IB

Input offset current

IO

V

Common-mode input voltage

IC

vs Supply voltage

vs Free-air temperature

24

25

I

Supply current

Slew rate

DD

vs Supply voltage

vs Free-air temperature

26

27

SR

Normalized slew rate

vs Free-air temperature

vs Frequency

28

29

V

B

Maximum peak-to-peak output voltage

O(PP)

vs Free-air temperature

vs Supply voltage

30

31

Unity-gain bandwidth

Phase margin

1

vs Supply voltage

vs Free-air temperature

vs Load capacitance

34

35

36

φ

m

V

n

Equivalent input noise voltage

Phase shift

vs Frequency

37

32, 33

20

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

ꢀ ꢁꢂ ꢃ ꢄ ꢅꢆ ꢀ ꢁꢂ ꢃ ꢄ ꢅꢇ ꢆ ꢀ ꢁꢂ ꢃ ꢄ ꢅꢈ ꢆ ꢀ ꢁꢂ ꢃ ꢄ ꢅꢉꢆ ꢀꢁ ꢂꢃ ꢄꢊ

ꢐꢑꢒ ꢂꢓꢏ ꢓꢎ ꢔ ꢕ ꢖꢇꢗ ꢎ ꢐꢒꢑ ꢇꢀ ꢓꢎ ꢔꢇꢁ ꢇꢍ ꢐ ꢁꢓ ꢘꢓ ꢒꢑ ꢏ

ꢁꢋ

ꢌ

ꢂ

ꢍ

ꢎ

ꢏ 

SLOS092D − SEPTEMBER 1987 − REVISED MARCH 2001

TYPICAL CHARACTERISTICS

DISTRIBUTION OF TLC274

INPUT OFFSET VOLTAGE

DISTRIBUTION OF TLC274

INPUT OFFSET VOLTAGE

60

50

40

30

20

10

0

60

50

40

30

20

10

0

753 Amplifiers Tested From 6 Wafer Lots

DD

753 Amplifiers Tested From 6 Wafer Lots

V

= 5 V

V

T

A

= 10 V

DD

= 25°C

T = 25°C

A

N Package

−5 −4 −3 −2 −1

0

1

2

3

4

5

−5 −4 −3 −2 −1

0

1

2

3

4

5

V

IO

− Input Offset Voltage − mV

V

IO

− Input Offset Voltage − mV

Figure 6

Figure 7

DISTRIBUTION OF TLC274 AND TLC279

INPUT OFFSET VOLTAGE

DISTRIBUTION OF TLC274 AND TLC279

INPUT OFFSET VOLTAGE

TEMPERATURE COEFFICIENT

60

50

40

30

20

10

0

60

50

40

30

20

10

0

324 Amplifiers Tested From 8 Wafer Lots

V

T

A

= 5 V

DD

= 25°C to 125°C

V

T

A

= 10 V

DD

= 25°C to 125°C

N Package

Outliers:

(1) 20.5 V/°C

N Package

Outliers:

(1) 21.2 V/C

−10 −8 −6 −4 −2

0

2

4

6

8

10

−10 −8 −6 −4 −2

0

2

4

6

8

10

α

VIO

− Temperature Coefficient − µV/°C

α

VIO

− Temperature Coefficient − µV/°C

Figure 8

Figure 9

21

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

ꢀ ꢁ ꢂ ꢃꢄ ꢅ ꢆ ꢀ ꢁ ꢂ ꢃꢄ ꢅ ꢇꢆ ꢀꢁ ꢂꢃ ꢄ ꢅ ꢈꢆ ꢀꢁ ꢂꢃ ꢄ ꢅ ꢉꢆ ꢀ ꢁꢂ ꢃ ꢄ ꢊ

ꢏ 

ꢁ

ꢋ

ꢌ

ꢂ

ꢍ

ꢎ

ꢐꢑ ꢒ ꢂꢓ ꢏꢓ ꢎ ꢔ ꢕ ꢖꢇꢗ ꢎ ꢐꢒ ꢑꢇꢀ ꢓꢎ ꢔꢇꢁ ꢇꢍ ꢐꢁ ꢓꢘ ꢓꢒ ꢑꢏ

SLOS092D − SEPTEMBER 1987 − REVISED MARCH 2001

†

TYPICAL CHARACTERISTICS

HIGH-LEVEL OUTPUT VOLTAGE

Q

HIGH-LEVEL OUTPUT VOLTAGE

vs

HIGH-LEVEL OUTPUT CURRENT

5

4

3

2

1

0

16

14

12

10

8

V

= 100 mV

V

= 100 mV

ID

= 25°C

ID

T = 25°C

A

T

A

V

= 16 V

DD

V

= 5 V

DD

V

= 4 V

DD

V

= 10 V

DD

V

= 3 V

DD

6

4

2

0

−2

−4

−6

−8

−10

0

−5

I

−10 −15 −20 −25 −30 −35 −40

− High-Level Output Current − mA

I

− High-Level Output Current − mA

OH

Figure 10

Figure 11

HIGH-LEVEL OUTPUT VOLTAGE

vs

HIGH-LEVEL OUTPUT VOLTAGE

vs

FREE-AIR TEMPERATURE

SUPPLY VOLTAGE

V

−1.6

−1.7

−1.8

−1.9

16

14

12

10

8

DD

I

= −5 mA

OH

V

= 100 mV

ID

V

= 100 mA

ID

R

T

A

= 10 kΩ

= 25°C

L

V

DD

= 5 V

DD

V

−2

DD

V

DD

= 10 V

V

DD

V

DD

V

DD

V

DD

−2.1

−2.2

−2.3

−2.4

6

4

2

0

−75 −50 −25

0

25

50

75

100 125

0

2

4

6

8

10

12

14

16

T

A

− Free-Air Temperature − °C

V

DD

− Supply Voltage − V

Figure 12

Figure 13

†

Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

22

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

ꢀ ꢁꢂ ꢃ ꢄ ꢅꢆ ꢀ ꢁꢂ ꢃ ꢄ ꢅꢇ ꢆ ꢀ ꢁꢂ ꢃ ꢄ ꢅꢈ ꢆ ꢀ ꢁꢂ ꢃ ꢄ ꢅꢉꢆ ꢀꢁ ꢂꢃ ꢄꢊ

ꢐꢑꢒ ꢂꢓꢏ ꢓꢎ ꢔ ꢕ ꢖꢇꢗ ꢎ ꢐꢒꢑ ꢇꢀ ꢓꢎ ꢔꢇꢁ ꢇꢍ ꢐ ꢁꢓ ꢘꢓ ꢒꢑ ꢏ

ꢁꢋ

ꢌ

ꢂ

ꢍ

ꢎ

ꢏ 

SLOS092D − SEPTEMBER 1987 − REVISED MARCH 2001

†

TYPICAL CHARACTERISTICS

LOW-LEVEL OUTPUT VOLTAGE

vs

COMMON-MODE INPUT VOLTAGE

700

650

500

450

400

350

300

250

V

= 5 V

DD

V

= 10 V

= 5 mA

DD

I

= 5 mA

OL

I

OL

T

A

= 25°C

T

A

= 25°C

600

550

V

= −100 mV

ID

V

= −100 mV

= −1 V

500

450

ID

= −2.5 V

400

350

V

ID

= −1 V

300

0

1

2

3

4

5

6

7

8

9

10

0

1

2

3

4

V

IC

− Common-Mode Input Voltage − V

V

IC

− Common-Mode Input Voltage − V

Figure 14

Figure 15

LOW-LEVEL OUTPUT VOLTAGE

vs

LOW-LEVEL OUTPUT VOLTAGE

vs

DIFFERENTIAL INPUT VOLTAGE

FREE-AIR TEMPERATURE

800

700

600

500

400

300

200

100

0

900

800

700

600

500

400

300

200

100

0

I

V

= 5 mA

= −1 V

= 0.5 V

I

V

T

= 5 mA

OL

ID

IC

OL

IC

A

= |V /2|

ID

= 25°C

V

= 5 V

DD

V

= 5 V

DD

V

DD

= 10 V

V

= 10 V

DD

−75 −50 −25

0

25

50

75

100 125

0

−1 −2 −3 −4 −5 −6 −7 −8 −9 −10

T

A

− Free-Air Temperature − °C

V

ID

− Differential Input Voltage − V

Figure 16

Figure 17

†

Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

23

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

ꢀ ꢁ ꢂ ꢃꢄ ꢅ ꢆ ꢀ ꢁ ꢂ ꢃꢄ ꢅ ꢇꢆ ꢀꢁ ꢂꢃ ꢄ ꢅ ꢈꢆ ꢀꢁ ꢂꢃ ꢄ ꢅ ꢉꢆ ꢀ ꢁꢂ ꢃ ꢄ ꢊ

ꢏ 

ꢁ

ꢋ

ꢌ

ꢂ

ꢍꢎ

ꢐꢑ ꢒ ꢂꢓ ꢏꢓ ꢎ ꢔ ꢕ ꢖꢇꢗ ꢎ ꢐꢒ ꢑꢇꢀ ꢓꢎ ꢔꢇꢁ ꢇꢍ ꢐꢁ ꢓꢘ ꢓꢒ ꢑꢏ

SLOS092D − SEPTEMBER 1987 − REVISED MARCH 2001

†

TYPICAL CHARACTERISTICS

LOW-LEVEL OUTPUT VOLTAGE

vs

LOW-LEVEL OUTPUT CURRENT

1

0.9

0.8

0.7

0.6

0.5

0.4

0.3

0.2

0.1

0

3

2.5

2

V

T

A

= −1 V

= 0.5 V

= 25°C

V

T

A

= −1 V

= 0.5 V

= 25°C

ID

IC

ID

IC

V

= 16 V

DD

V

= 5 V

DD

V

= 4 V

DD

V

= 10 V

DD

V

= 3 V

DD

1.5

1

0.5

0

1

2

3

4

5

6

7

8

0

5

10

15

20

25

30

I

− Low-Level Output Current − mA

I

− Low-Level Output Current − mA

OL

Figure 18

Figure 19

LARGE-SIGNAL

DIFFERENTIAL VOLTAGE AMPLIFICATION

LARGE-SIGNAL

DIFFERENTIAL VOLTAGE AMPLIFICATION

vs

SUPPLY VOLTAGE

FREE-AIR TEMPERATURE

60

50

40

30

20

10

0

50

45

40

35

30

25

20

15

10

T

= −55°C

A

R

= 10 kΩ

R

= 10 kΩ

L

T

A

= 0°C

V

= 10 V

DD

V

= 5 V

T

= 25°C

= 85°C

= 125°C

电子百科

产品导航

产品型号TLC274IPW的概述

产品型号TLC274IPW的Datasheet PDF文件预览