ꢀ ꢁꢂꢃ ꢄ ꢅꢂ ꢆꢇ ꢀꢁ ꢂ ꢃꢄ ꢅꢂ ꢆꢈ
ꢈꢉ ꢉꢉ ꢄ ꢊ ꢋ ꢃ ꢌ ꢍꢆ ꢎꢎ ꢎ ꢀ ꢏ ꢐꢍꢑ ꢐꢒ ꢀ ꢓ ꢅꢂ ꢔꢉ
ꢀ ꢒꢅꢕꢁ ꢓꢉꢈ ꢖꢉꢒ ꢗꢅ ꢒ ꢂꢈ ꢀ ꢉꢒ
SLLS424G − JUNE 2000 − REVISED DECEMBER 2004
D
Fully Supports Provisions of IEEE
D
Fail-Safe Circuitry Senses Sudden Loss of
Power to the Device and Disables the Port
to Ensure That the Device Does Not Load
TPBIAS of the Connected Device and
Blocks Any Leakage Path From the Port
Back to the Device Power Plane
1394-1995 Standard for High Performance
†
Serial Bus and IEEE 1394a-2000
D
D
D
Fully Interoperable With FireWire and
i.LINK Implementation of IEEE Std 1394
Fully Compliant With OpenHCI
Requirements
D
D
D
D
D
D
D
Software Device Reset (SWR)
Industry Leading Low Power Consumption
Ultralow-Power Sleep Mode
Provides Two IEEE 1394a-2000 Fully
Compliant Cable Ports at 100/200/400
Megabits Per Second (Mbits/s)
Cable Power Presence Monitoring
D
Full IEEE 1394a-2000 Support Includes:
Connection Debounce, Arbitrated Short
Reset, Multispeed Concatenation,
Arbitration Acceleration, Fly-By
Concatenation, Port
Cable Ports Monitor Line Conditions for
Active Connection to Remote Node
Data Interface to Link Layer Controller
Through 2/4/8 Parallel Lines at 49.152 MHz
Interface to Link Layer Controller Supports
Low-Cost TI Bus-Holder Isolation and
Optional Annex J Electrical Isolation
Disable/Suspend/Resume
D
Register Bits Give Software Control of
Contender Bit, Power Class Bits, Link
Active Control Bit and IEEE 1394a-2000
Features
D
Interoperable With Link Layer Controllers
Using 3.3 V
D
Single 3.3-V Supply Operation
D
D
IEEE 1394a-2000 Compliant Common Mode
Noise Filter on Incoming TPBIAS
D
Low-Cost 24.576-MHz Crystal Provides
Transmit, Receive Data at 100/200/400
Mbits/s, and Link-Layer Controller Clock at
49.152 MHz
Extended Resume Signaling for
Compatibility With Legacy DV Devices, and
Terminal- and Register-Compatibility With
TSB41LV02A, Allow Direct Isochronous
Transmit to Legacy DV Devices With Any
Link Layer Even When Root
D
D
Low-Cost High-Performance 64-Pin TQFP
Thermally Enhanced PowerPAD Package
Increases Thermal Performance by up to
210%
D
Power-Down Features to Conserve Energy
in Battery Powered Applications Include:
Automatic Device Power Down During
Suspend, Device Power-Down Terminal,
Link Interface Disable via LPS, and Inactive
Ports Powered Down
Meets Intel Mobile Power Guideline 2000
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
†Implements technology covered by one or more patents of Apple Computer, Incorporated and SGS Thompson, Limited.
FireWire is a trademark of Apple Computer, Incorporated.
i.LINK is a trademark of Sony Kabushiki Kaisha TA Sony Corporation.
Intel is a trademark of Intel Corporation
Other trademarks are the property of their respective owners.
ꢑ
ꢑ
ꢒ
ꢐ
ꢨ
ꢘ
ꢣ
ꢙ
ꢓ
ꢡ
ꢀ
ꢢ
ꢈ
ꢝ
ꢐ
ꢛ
ꢕ
ꢜ
ꢘ
ꢅ
ꢀ
ꢅ
ꢚ
ꢛ
ꢤ
ꢜ
ꢝ
ꢢ
ꢞ
ꢟ
ꢌ
ꢌ
ꢠ
ꢠ
ꢚ
ꢚ
ꢝ
ꢝ
ꢛ
ꢛ
ꢚ
ꢡ
ꢡ
ꢥ
ꢢ
ꢣ
ꢞ
ꢞ
ꢤ
ꢤ
ꢛ
ꢠ
ꢌ
ꢟ
ꢡ
ꢡ
ꢝ
ꢜ
ꢥ
ꢀꢤ
ꢣ
ꢦ
ꢡ
ꢧ
ꢚ
ꢢ
ꢌ
ꢡ
ꢠ
ꢚ
ꢠ
ꢝ
ꢞ
ꢛ
ꢣ
ꢨ
ꢌ
ꢛ
ꢠ
ꢠ
ꢤ
ꢡ
ꢩ
Copyright 2003 − 2004 Texas Instruments Incorporated
ꢞ
ꢝ
ꢢ
ꢠ
ꢝ
ꢞ
ꢟ
ꢠ
ꢝ
ꢡ
ꢥ
ꢚ
ꢜ
ꢚ
ꢢ
ꢤ
ꢞ
ꢠ
ꢪ
ꢠ
ꢤ
ꢞ
ꢝ
ꢜ
ꢫ
ꢌ
ꢈ
ꢛ
ꢟ
ꢤ
ꢡ
ꢠ
ꢌ
ꢛ
ꢨ
ꢌ
ꢞ
ꢨ
ꢬ
ꢌ
ꢠ ꢤ ꢡ ꢠꢚ ꢛꢮ ꢝꢜ ꢌ ꢧꢧ ꢥꢌ ꢞ ꢌ ꢟ ꢤ ꢠ ꢤ ꢞ ꢡ ꢩ
ꢞ
ꢞ
ꢌ
ꢛ
ꢠ
ꢭ
ꢩ
ꢑ
ꢞ
ꢝ
ꢨ
ꢣ
ꢢ
ꢠ
ꢚ
ꢝ
ꢛ
ꢥ
ꢞ
ꢝ
ꢢ
ꢤ
ꢡ
ꢡ
ꢚ
ꢛ
ꢮ
ꢨ
ꢝ
ꢤ
ꢡ
ꢛ
ꢝ
ꢠ
ꢛ
ꢤ
ꢢ
ꢤ
ꢡ
ꢡ
ꢌ
ꢞ
ꢚ
ꢧ
ꢭ
ꢚ
ꢛ
ꢢ
ꢧ
ꢣ
ꢨ
ꢤ
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265