欢迎访问ic37.com |
会员登录 免费注册
发布采购

OR3T30-5BA256 参数 Datasheet PDF下载

OR3T30-5BA256图片预览
型号: OR3T30-5BA256
PDF下载: 下载PDF文件 查看货源
内容描述: 3C和3T现场可编程门阵列 [3C and 3T Field-Programmable Gate Arrays]
分类和应用: 现场可编程门阵列
文件页数/大小: 210 页 / 4391 K
品牌: AGERE [ AGERE SYSTEMS ]
 浏览型号OR3T30-5BA256的Datasheet PDF文件第103页浏览型号OR3T30-5BA256的Datasheet PDF文件第104页浏览型号OR3T30-5BA256的Datasheet PDF文件第105页浏览型号OR3T30-5BA256的Datasheet PDF文件第106页浏览型号OR3T30-5BA256的Datasheet PDF文件第108页浏览型号OR3T30-5BA256的Datasheet PDF文件第109页浏览型号OR3T30-5BA256的Datasheet PDF文件第110页浏览型号OR3T30-5BA256的Datasheet PDF文件第111页  
Data Sheet
June 1999
ORCA
Series 3C and 3T FPGAs
Timing Characteristics
(continued)
Table 43. Ripple Mode PFU Timing Characteristics
OR3Cxx Commercial: V
DD
= 5.0 V ± 5%, 0 °C
<
T
A
<
70 °C; Industrial: V
DD
= 5.0 V ± 10%, –40 °C
<
T
A
<
+85 °C.
OR3Txxx Commercial: V
DD
= 3.0 V to 3.6 V, 0 °C
<
T
A
<
70 °C; Industrial: V
DD
= 3.0 V to 3.6 V, –40 °C
<
T
A
<
+85 °C
.
Speed
Parameter
(T
J
= +85 °C, V
DD
= min)
Full Ripple Setup Times (byte wide):
Operands to Clock (Kz[1:0] to CLK)
Bitwise Operands to Clock (Kz[1:0] to CLK at F[z])
Fast Carry-in to Clock (FCIN to CLK)
Carry-in to Clock (CIN to CLK)
Add/Subtract to Clock (ASWE to CLK)
Operands to Clock (Kz[1:0] to CLK at REGCOUT)
Fast Carry-in to Clock (FCIN to CLK at REGCOUT)
Carry-in to Clock (CIN to CLK at REGCOUT)
Add/Subtract to Clock (ASWE to CLK at REGCOUT)
Full Ripple Hold Times (T
J
= all, V
DD
= all):
Fast Carry-in from Clock (FCIN from CLK at REG-
COUT)
All Others
Half Ripple Setup Times (nibble wide):
Operands to Clock (Kz[1:0] to CLK)
Bitwise Operands to Clock (Kz[1:0] to CLK at F[z])
Fast Carry-in to Clock (FCIN to CLK)
Carry-in to Clock (CIN to CLK)
Add/Subtract to Clock (ASWE to CLK)
Operands to Clock (Kz[1:0] to CLK at REGCOUT)
Fast Carry-in to Clock (FCIN to CLK at REGCOUT)
Carry-in to Clock (CIN to CLK at REGCOUT)
Add/Subtract to Clock (ASWE to CLK at REGCOUT)
Half Ripple Hold Times (T
J
= all, V
DD
= all):
Fast Carry-in from Clock (HFCIN from CLK at REG-
COUT)
All Others
Symbol
-4
-5
-6
-7
Unit
Min Max Min Max Min Max Min Max
RIP_SET
FRIP_SET
FCIN_SET
CIN_SET
AS_SET
RIPRC_SET
FCINRC_SET
CINRC_SET
ASRC_SET
FCINRC_HLD
GENERIC_HLD
HRIP_SET
HFRIP_SET
HFCIN_SET
HCIN_SET
HAS_SET
HRIPRC_SET
HFCINRC_SET
HCINRC_SET
HASRC_SET
HFCINRC_HLD
GENERIC_HLD
3.50
1.99
2.55
3.80
8.82
2.09
2.29
3.09
8.14
0.00
0.00
3.91
1.99
2.55
3.80
8.82
3.03
2.29
3.09
8.14
0.00
0.00
2.50
1.47
1.87
2.79
6.18
1.61
1.76
2.36
5.73
0.00
0.00
2.81
1.47
1.87
2.79
6.18
2.31
1.76
2.36
5.73
0.00
0.00
1.96
1.08
1.34
1.97
4.68
1.19
1.28
1.73
4.54
0.00
0.00
2.21
1.08
1.34
1.97
4.68
1.68
1.28
1.73
4.54
0.00
0.00
1.48
0.85
1.04
1.56
3.50
0.93
1.02
1.35
3.39
0.00
0.00
1.66
0.85
1.04
1.56
3.50
1.32
1.02
1.35
3.39
0.00
0.00
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
Note: The table shows worst-case delay for the ripple chain.
ORCA
Foundry reports the delay for individual paths within the ripple chain that
will be less than or equal to those listed above.
Lucent Technologies Inc.
107