欢迎访问ic37.com |
会员登录 免费注册
发布采购

OR3T125-6PS208I 参数 Datasheet PDF下载

OR3T125-6PS208I图片预览
型号: OR3T125-6PS208I
PDF下载: 下载PDF文件 查看货源
内容描述: 3C和3T现场可编程门阵列 [3C and 3T Field-Programmable Gate Arrays]
分类和应用: 现场可编程门阵列
文件页数/大小: 210 页 / 4391 K
品牌: AGERE [ AGERE SYSTEMS ]
 浏览型号OR3T125-6PS208I的Datasheet PDF文件第13页浏览型号OR3T125-6PS208I的Datasheet PDF文件第14页浏览型号OR3T125-6PS208I的Datasheet PDF文件第15页浏览型号OR3T125-6PS208I的Datasheet PDF文件第16页浏览型号OR3T125-6PS208I的Datasheet PDF文件第18页浏览型号OR3T125-6PS208I的Datasheet PDF文件第19页浏览型号OR3T125-6PS208I的Datasheet PDF文件第20页浏览型号OR3T125-6PS208I的Datasheet PDF文件第21页  
Data Sheet  
June 1999  
ORCA Series 3C and 3T FPGAs  
Programmable Logic Cells (continued)  
REGCOUT  
D
Q
The ripple mode can be used in one of four submodes.  
The first of these is adder-subtractor submode. In  
this submode, each LUT generates three separate out-  
puts. One of the three outputs selects whether the  
carry-in is to be propagated to the carry-out of the cur-  
rent LUT or if the carry-out needs to be generated. If  
the carry-out needs to be generated, this is provided by  
the second LUT output. The result of this selection is  
placed on the carry-out signal, which is connected to  
the next LUT carry-in or the COUT/FCOUT signal, if it  
is the last LUT (K7/K3). Both of these outputs can be  
any equation created from KZ[1] and KZ[0], but in this  
case, they have been set to the propagate and gener-  
ate functions.  
C
C
FCOUT  
COUT  
F7  
K7[0]  
K6[0]  
K5[0]  
K4[0]  
K3[0]  
K2[0]  
K1[0]  
K0[0]  
D
D
D
D
D
D
D
D
K7  
K6  
K5  
K4  
K3  
K2  
K1  
K0  
Q
Q
Q
Q7  
F6  
Q6  
F5  
Q5  
F4  
Q
Q
Q
Q
Q4  
The third LUT output creates the result bit for each LUT  
output connected to F[7:0]/F[3:0]. If an adder/subtrac-  
tor is needed, the control signal to select addition or  
subtraction is input on ASWE, with a logic 0 indicating  
subtraction and a logic 1 indicating addition. The result  
bit is created in one-half of the LUT from a single bit  
from each input bus KZ[1:0], along with the ripple input  
bit.  
F3  
Q3  
F2  
Q2  
F1  
Q1  
The second submode is the counter submode (see  
Figure 7). The present count, which may be initialized  
via the PFU DIN inputs to the latches/FFs, is supplied  
to input KZ[0], and then output F[7:0]/F[3:0] will either  
be incremented by one for an up counter or decre-  
mented by one for a down counter. If an up/down  
counter is needed, the control signal to select the direc-  
tion (up or down) is input on ASWE with a logic 1 indi-  
cating an up counter and a logic 0 indicating a down  
counter. Generally, the latches/FFs in the same PFU  
are used to hold the present count value.  
F0  
Q
Q0  
CIN/FCIN  
5-5756(F)  
Figure 7. Counter Submode  
Lucent Technologies Inc.  
17