欢迎访问ic37.com |
会员登录 免费注册
发布采购

HCTL2016 参数 Datasheet PDF下载

HCTL2016图片预览
型号: HCTL2016
PDF下载: 下载PDF文件 查看货源
内容描述: 正交解码器/计数器接口IC [Quadrature Decoder/Counter Interface ICs]
分类和应用: 解码器计数器
文件页数/大小: 18 页 / 321 K
品牌: AGILENT [ AGILENT TECHNOLOGIES, LTD. ]
 浏览型号HCTL2016的Datasheet PDF文件第4页浏览型号HCTL2016的Datasheet PDF文件第5页浏览型号HCTL2016的Datasheet PDF文件第6页浏览型号HCTL2016的Datasheet PDF文件第7页浏览型号HCTL2016的Datasheet PDF文件第9页浏览型号HCTL2016的Datasheet PDF文件第10页浏览型号HCTL2016的Datasheet PDF文件第11页浏览型号HCTL2016的Datasheet PDF文件第12页  
Figure 7. Simplified Digital Noise Filter Logic.
Figure 8. Signal Propagation through Digital Noise Filter.
Quadrature Decoder
The quadrature decoder decodes
the incoming filtered signals into
count information. This circuitry
multiplies the resolution of the
input signals by a factor of four
(4X decoding). When using an
encoder for motion sensing, the
user benefits from the increased
resolution by being able to
provide better system control.
The quadrature decoder samples
the outputs of the CHA and CHB
filters. Based on the past binary
state of the two signals and the
present state, it outputs a count
signal and a direction signal to
the internal position counter. In
the case of the HCTL-2020, the
signals also go to external pins 5
and 16 respectively.
Figure 9 shows the quadrature
states and the valid state transi-
tions. Channel A leading channel
B results in counting up. Channel
B leading channel A results in
counting down. Illegal state
transitions, caused by faulty
encoders or noise severe enough
to pass through the filter, will
produce an erroneous count.
Design Considerations
The designer should be aware
that the operation of the digital
filter places a timing constraint
on the relationship between
incoming quadrature signals and
the external clock. Figure 8
shows the timing waveform with
an incremental encoder input.
Since an input has to be stable
for three rising clock edges, the
encoder pulse width (t
E
- low or
high) has to be greater than three
clock periods (3t
CLK
). This
guarantees that the asynchronous
input will be stable during three
consecutive rising clock edges. A
realistic design also has to take
2-185
MOTION SENSING
AND CONTROL