欢迎访问ic37.com |
会员登录 免费注册
发布采购

UCN5891LW 参数 Datasheet PDF下载

UCN5891LW图片预览
型号: UCN5891LW
PDF下载: 下载PDF文件 查看货源
内容描述: BIMOS II 8位串行输入,锁存源极驱动器 [BIMOS II 8-BIT SERIAL-INPUT, LATCHED SOURCE DRIVERS]
分类和应用: 外围驱动器驱动程序和接口接口集成电路光电二极管输入元件
文件页数/大小: 8 页 / 152 K
品牌: ALLEGRO [ ALLEGRO MICROSYSTEMS ]
 浏览型号UCN5891LW的Datasheet PDF文件第1页浏览型号UCN5891LW的Datasheet PDF文件第2页浏览型号UCN5891LW的Datasheet PDF文件第4页浏览型号UCN5891LW的Datasheet PDF文件第5页浏览型号UCN5891LW的Datasheet PDF文件第6页浏览型号UCN5891LW的Datasheet PDF文件第7页浏览型号UCN5891LW的Datasheet PDF文件第8页  
5890
AND
5891
8-BIT SERIAL-INPUT,
LATCHED SOURCE DRIVERS
ELECTRICAL CHARACTERISTICS at T
A
= +25
°
C, V
BB
= 80 V (UCN5890A/LW) or 50 V
(UCN5891A/LW), V
DD
= 5 V and 12 V (unless otherwise noted).
Characteristic
Output Leakage Current
Symbol
I
CEX
V
CE(SAT)
V
BB
Max.
T
A
= +25°C
T
A
= +70°C
Output Saturation Voltage
50 V
I
OUT
= -100 mA
I
OUT
= -225 mA
I
OUT
= -350 mA
Output Sustaining Voltage
V
CE(sus)
V
IN(1)
V
IN(0)
Input Current
I
IN(1)
Z
IN
f
c
R
OUT
t
PLH
t
PHL
I
BB
l
DD
Max.
I
OUT
= -350 mA, L = 2 mH, UCN5891A/LW
I
OUT
= -350 mA, L = 2 mH, UCN5890A/LW
Input Voltage
50 V
V
DD
= 5.0 V
V
DD
= 12 V
50 V
50 V
V
DD
= 5 V to 12 V
V
DD
= V
IN
= 5.0 V
V
DD
= V
IN
= 12 V
Input lmpedance
50 V
V
DD
= 5.0 V
V
DD
= 12 V
Max. Clock Frequency
Serial Data Output
Resistance
Turn-On Delay
Turn-Off Delay
Supply Current
50 V
50 V
V
DD
= 5.0 V
V
DD
= 12 V
50 V
50 V
50 V
Output Enable to Output, I
OUT
= -350 mA
Output Enable to Output, I
OUT
= -350 mA
All outputs on, All outputs open
All outputs off
50 V
V
DD
= 5 V, All outputs off, Inputs = 0 V
V
DD
= 12 V, All outputs off, Inputs = 0 V
V
DD
= 5 V, One output on, All Inputs = 0 V
V
DD
= 12 V, One output on, All Inputs = 0 V
Diode Leakage Current
I
R
V
F
Max.
T
A
= +25°C
T
A
= +70°C
Diode Forward Voltage
Open
I
F
= 350 mA
Test Conditions
Min.
35
50
3.5
10.5
-0.3
100
50
3.3*
Limits
Max.
-50
-100
1.8
1.9
2.0
5.3
12.3
+0.8
50
240
20
6.0
2.0
10
10
200
100
200
1.0
3.0
50
100
2.0
Units
µA
µA
V
V
V
V
V
V
V
V
µA
µA
kΩ
kΩ
MHz
kΩ
kΩ
µs
µs
mA
µA
µA
µA
mA
mA
µA
µA
V
NOTES: Turn-off delay is influenced by load conditions. Systems applications well below the specified output loading may require
timing considerations for some designs, i.e., multiplexed displays or when used in combination with sink drivers in a totem
pole configuration.
Positive (negative) current is defined as going into (coming out of) the specified device pin.
* Operation at a clock frequency greater than the specified minimum value is possible but not warranteed.
www.allegromicro.com