Section I. Stratix Device
Family Data Sheet
This section provides the data sheet specifications for Stratix
®
devices.
They contain feature definitions of the internal architecture,
configuration and JTAG boundary-scan testing information, DC
operating conditions, AC timing parameters, a reference to power
consumption, and ordering information for Stratix devices.
This section contains the following chapters:
■
■
■
■
■
Revision History
Chapter
1
The table below shows the revision history for
through
5.
Date/Version
July 2005, v3.2
September 2004, v3.1
April 2004, v3.0
●
●
●
●
●
●
Changes Made
Minor content changes.
Updated
Main section page numbers changed on first page.
Changed PCI-X to PCI-X 1.0 in
Global change from SignalTap to SignalTap II.
The DSP blocks in
provide dedicated
implementation of multipliers that are now “faster than 300 MHz.”
Updated -5 speed grade device information in Table 1-6.
Add -8 speed grade device information.
Format changes throughout chapter.
January 2004, v2.2
October 2003, v2.1
July 2003, v2.0
●
●
●
Altera Corporation
Section I–1