I/O Structure
Table 2–32 shows I/O standard support for each I/O bank.
Table 2–32. I/O Support by Bank (Part 1 of 2)
Top & Bottom Banks
Enhanced PLL External
Clock Output Banks
(9, 10, 11 & 12)
Left & Right Banks
(1, 2, 5 & 6)
I/O Standard
(3, 4, 7 & 8)
LVTTL
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
LVCMOS
2.5 V
1.8 V
1.5 V
3.3-V PCI
3.3-V PCI-X 1.0
LVPECL
v
v
v
v
3.3-V PCML
LVDS
HyperTransport technology
Differential HSTL (clock
inputs)
v
v
Differential HSTL (clock
outputs)
v
v
Differential SSTL (clock
outputs)
3.3-V GTL
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
3.3-V GTL+
v
v
1.5-V HSTL Class I
1.5-V HSTL Class II
1.8-V HSTL Class I
1.8-V HSTL Class II
SSTL-18 Class I
SSTL-18 Class II
SSTL-2 Class I
SSTL-2 Class II
SSTL-3 Class I
v
v
v
v
v
2–126
Altera Corporation
July 2005
Stratix Device Handbook, Volume 1
ALTERA [ ALTERA CORPORATION ]
