欢迎访问ic37.com |
会员登录 免费注册
发布采购

EPF6016 参数 Datasheet PDF下载

EPF6016图片预览
型号: EPF6016
PDF下载: 下载PDF文件 查看货源
内容描述: 可编程逻辑器件系列 [Programmable Logic Device Family]
分类和应用: 可编程逻辑器件
文件页数/大小: 52 页 / 395 K
品牌: ALTERA [ ALTERA CORPORATION ]
 浏览型号EPF6016的Datasheet PDF文件第8页浏览型号EPF6016的Datasheet PDF文件第9页浏览型号EPF6016的Datasheet PDF文件第10页浏览型号EPF6016的Datasheet PDF文件第11页浏览型号EPF6016的Datasheet PDF文件第13页浏览型号EPF6016的Datasheet PDF文件第14页浏览型号EPF6016的Datasheet PDF文件第15页浏览型号EPF6016的Datasheet PDF文件第16页  
FLEX 6000 Programmable Logic Device Family Data Sheet  
Cascade Chain  
The cascade chain enables the FLEX 6000 architecture to implement very  
wide fan-in functions. Adjacent LUTs can be used to implement portions  
of the function in parallel; the cascade chain serially connects the  
intermediate values. The cascade chain can use a logical AND or logical  
OR gate (via De Morgan’s inversion) to connect the outputs of adjacent  
LEs. Each additional LE provides four more inputs to the effective width  
of a function, with a delay as low as 0.5 ns per LE. Cascade chain logic can  
be created automatically by the Altera software during design processing,  
or manually by the designer during design entry. Parameterized functions  
such as LPM and DesignWare functions automatically take advantage of  
cascade chains for the appropriate functions.  
A cascade chain implementing an AND gate can use the register in the last  
LE; a cascade chain implementing an OR gate cannot use this register  
because of the inversion required to implement the OR gate.  
Because the first LE of an LAB can generate control signals for that LAB,  
the first LE in each LAB is not included in cascade chains. Moreover,  
cascade chains longer than nine bits are automatically implemented by  
linking several LABs together. For easier routing, a long cascade chain  
skips every other LAB in a row. A cascade chain longer than one LAB  
skips either from an even-numbered LAB to another even-numbered  
LAB, or from an odd-numbered LAB to another odd-numbered LAB. For  
example, the last LE of the first LAB in a row cascades to the second LE of  
the third LAB. The cascade chain does not cross the center of the row. For  
example, in an EPF6016 device, the cascade chain stops at the 11th LAB in  
a row and a new cascade chain begins at the 12th LAB.  
Figure 6 shows how the cascade function can connect adjacent LEs to form  
functions with a wide fan-in. In this example, functions of 4n variables are  
implemented with n LEs. The cascade chain requires 3.4 ns to decode a  
16-bit address.  
12  
Altera Corporation