欢迎访问ic37.com |
会员登录 免费注册
发布采购

AMIS-720639 参数 Datasheet PDF下载

AMIS-720639图片预览
型号: AMIS-720639
PDF下载: 下载PDF文件 查看货源
内容描述: 600dpi的CIS传感器芯片 [600dpi CIS Sensor Chip]
分类和应用: 传感器
文件页数/大小: 10 页 / 422 K
品牌: AMI [ AMI SEMICONDUCTOR ]
 浏览型号AMIS-720639的Datasheet PDF文件第1页浏览型号AMIS-720639的Datasheet PDF文件第2页浏览型号AMIS-720639的Datasheet PDF文件第3页浏览型号AMIS-720639的Datasheet PDF文件第5页浏览型号AMIS-720639的Datasheet PDF文件第6页浏览型号AMIS-720639的Datasheet PDF文件第7页浏览型号AMIS-720639的Datasheet PDF文件第8页浏览型号AMIS-720639的Datasheet PDF文件第9页  
AMIS-720639:
600dpi CIS Sensor Chip
3.0 Absolute Maximum Ratings
Table 3: Absolute Maximum Ratings
Parameters
Power supply voltage
Power supply current
Input clock pulse (high level)
Input clock pulse (low level)
Data Sheet
Symbol
VDD
IDD
Vih
Vil
Maximum Rating
7.0
<3.0
Vdd + 0.5
-0.25
Units
V
ma
V
V
4.0 Environmental Ratings
Table 4: Environmental Ratings
Parameters
Operating Temperature
Operating humidity
Storage temperature
Storage humidity
Symbol
Top
Hop
Tstg
Hstg
Maximum Rating
0 to 50
10 to 85
-25 to 75
10 to 90
Units
°
C
RH %
°
C
RH %
5.0 Operating Range at Room Temperature
Table 5: Recommended Operating Conditions at Room Temperature
Parameters
Symbols
Power supply
VDD
(1)
Input clock pulses high level
Vih
(1)
Input clock pulse low level
Vil
(2)
Video signal current (charge for given sample
Iout
time)
(3)(4)
Clock frequency
fclk
(5)
Clock pulse duty cycle
Dty
Clock pulse high durations
Tw
(6)
Integration time
Tint
Operating temperature
Top
Notes:
(1)
(2)
(3)
Min.
4.5
4.0
0
0.1
Typical
5.0
5.0
0
See Note 2
5.0
50
100
25
Max.
5.5
VDD
0.8
6.5
Units
V
V
V
MHz
%
nsec
µsec
°
C
29.54
50
(4)
(5)
(6)
Applies to both CP and SP.
See Note 3 under Table 2.
Although the clock frequency will operate the device at less than 100kHz, it is recommended that the device be operated above 500kHz. This recommendation is
for long module length, such as the A4 size with 27 sequentially cascaded sensors. The long module at low clock rates has a long scan time. This results in a long
photo integration time that generates leakage currents. The leakage currents randomly store arbitrary amounts of charges in the photo-site, contributing to the FPN
in the dark.
For fclk < 5.0MHz, the clock duty cycle is typically 25 percent. But at fclk = 5.0MHz or higher a typical of 50 percent is recommended. This is to keep the die-to-
die, fixed pattern noise (FPN), to a minimum between die transitions in CIS operation.
Duty cycle is the ratio of clock pulse width over the clock period.
Tint at the minimum integration time is specified with a maximum clock frequency of 6.5MHz. This specification is for a single sensor. When multiple sensors are
cascaded in series, this minimum integration time increases with each additional number of sensors.
AMI Semiconductor
– May 06, M-20569-001
www.amis.com
4