欢迎访问ic37.com |
会员登录 免费注册
发布采购

A43L3616V-6 参数 Datasheet PDF下载

A43L3616V-6图片预览
型号: A43L3616V-6
PDF下载: 下载PDF文件 查看货源
内容描述: 2M ×16位×4银行同步DRAM [2M X 16 Bit X 4 Banks Synchronous DRAM]
分类和应用: 存储内存集成电路光电二极管动态存储器时钟
文件页数/大小: 41 页 / 865 K
品牌: AMICC [ AMIC TECHNOLOGY ]
 浏览型号A43L3616V-6的Datasheet PDF文件第4页浏览型号A43L3616V-6的Datasheet PDF文件第5页浏览型号A43L3616V-6的Datasheet PDF文件第6页浏览型号A43L3616V-6的Datasheet PDF文件第7页浏览型号A43L3616V-6的Datasheet PDF文件第9页浏览型号A43L3616V-6的Datasheet PDF文件第10页浏览型号A43L3616V-6的Datasheet PDF文件第11页浏览型号A43L3616V-6的Datasheet PDF文件第12页  
A43L3616  
Operating AC Parameter  
(AC operating conditions unless otherwise noted)  
Version  
Symbol  
Parameter  
CAS Latency  
Unit  
Note  
-6  
12  
18  
-7  
14  
20  
tRRD(min)  
tRCD(min)  
Row active to row active delay  
ns  
ns  
1
1
RAS to  
delay  
CAS  
tRP(min)  
tRAS(min)  
tRAS(max)  
tRC(min)  
Row precharge time  
Row active time  
18  
42  
20  
45  
ns  
ns  
ms  
ns  
1
1
100  
3
Row cycle time  
60  
63  
1
tCDL(min)  
tRDL(min)  
tBDL(min)  
tCCD(min)  
Last data in new col. Address delay  
Last data in row precharge  
6
12  
6
7
14  
7
ns  
ns  
ns  
ns  
2
2
2
Last data in to burst stop  
Col. Address to col. Address delay  
6
7
Note: 1. The minimum number of clock cycles is determined by dividing the minimum time required with clock cycle time  
and then rounding off to the next higher integer.  
2. Minimum delay is required to complete write.  
(February, 2002, Version 3.0)  
8
AMIC Technology, Inc.