APL1581
Pin Configuration
5
4
TAB is VOUT
VIN
5
VIN
VCNTL
VOUT
ADJ(or GND)
VSENSE
VCNTL
VOUT
ADJ (or GND)
VSENSE
TAB is VOUT
4
3
2
1
3
2
1
Front View of TO-220-5
5
4
TAB is VOUT
3
2
1
VIN
VCNTL
VOUT
ADJ (or GND)
VSENSE
Front View of TO-252-5
VSENSE
ADJ (or GND)
VCNTL
VIN
1
2
3
4
8
7
6
5
VOUT
VOUT
VOUT
VOUT
SOP-8-P (Top View)
NC = No internal connection
Front View of TO-263-5
= Thermal Pad
(connected to VOUT plane for better heat
dissipation)
Pin 5~8 must be connected together by a shortest
wide track or plane.
Pin Description
PIN
Name
VSENSE
I/O
I
Description
Positive side of the reference voltage, which allows remote sensing to
obtain excellent load regulation.
Negative side of the reference voltage, which allows to use resistor divider
to set an expect output voltage. A small bypass capacitor can be connected
from this pin to ground to improve PSRR performance.
For fixed voltage devices this is the bottom of the resistor divider that sets
the output voltage.
Output pin of the regulator, which connects to the TAB. A minimum of 10µF
capacitor must be connected from this pin to ground to ensure the stability.
Supply pin of the control circuitry, which must be always higher than V
OUT
for the device to regulate. (See electrical characteristics)
Power input pin of the regulator, which must be always higher than V
OUT
for
the device to regulate. (See electrical characteristics)
2
www.anpec.com.tw
ADJ
O
GND
O
VOUT
VCNTL
VIN
O
I
I
Copyright
©
ANPEC Electronics Corp.
Rev. B.5 - Mar., 2008
ANPEC [ ANPEC ELECTRONICS COROPRATION ]
