欢迎访问ic37.com |
会员登录 免费注册
发布采购

APW7068 参数 Datasheet PDF下载

APW7068图片预览
型号: APW7068
PDF下载: 下载PDF文件 查看货源
内容描述: 同步降压PWM和线性控制器具有0.8V参考输出电压 [Synchronous Buck PWM and Linear Controller with 0.8V Reference Out Voltage]
分类和应用: 控制器
文件页数/大小: 26 页 / 1600 K
品牌: ANPEC [ ANPEC ELECTRONICS COROPRATION ]
 浏览型号APW7068的Datasheet PDF文件第9页浏览型号APW7068的Datasheet PDF文件第10页浏览型号APW7068的Datasheet PDF文件第11页浏览型号APW7068的Datasheet PDF文件第12页浏览型号APW7068的Datasheet PDF文件第14页浏览型号APW7068的Datasheet PDF文件第15页浏览型号APW7068的Datasheet PDF文件第16页浏览型号APW7068的Datasheet PDF文件第17页  
APW7068  
Function Descriptions  
Power On Reset (POR)  
Voltage(V)  
The Power-On Reset (POR) function of APW7068  
continually monitors the input supply voltage (VCC12),  
ensures the supply voltage exceed its rising POR  
threshold voltage. The POR function initiates soft-start  
interval operation while VCC12 voltages exceed their  
POR threshold and inhibits operation under disabled  
status.  
VCC12  
POR  
VOUT1  
VOUT2  
Soft-Start  
Figure 1. shows the soft-start interval. When VCC12  
reaches the rising POR threshold voltage, the internal  
reference voltage is controlled to follow a voltage pro-  
portional to the soft-start voltage. The soft-start inter-  
val is variable by the oscillator frequency. The formu-  
lation is given by:  
t0  
t1  
t2  
Time  
Figure 1. Soft-Start Interval  
Voltage(V)  
FB  
1
TSS = D(t2 - t1) =  
´ 2560  
FOSC  
FBL  
20mV  
32/Fosc  
Figure 2. shows more detail of the FB and FBL voltage  
ramps. The FB and FBL voltage soft-start ramps are  
formed with many small steps of voltage. The voltage  
of one step is about 20mV in FB and FBL, and the  
period of one step is about 64/FOSC. This method pro-  
vides a controlled voltage rise and prevents the large  
peak current to charge output capacitor. The FB volt-  
age compares the FBLvoltage to shift to an earlier time  
theestablishmentasFigure2.Thevoltageestabilishment  
32/Fosc  
20mV  
Time  
t3  
t4  
Figure 2. The Controlled Stepped FB and FBL  
Voltage during Soft-Start  
Over-Current Protection  
time difference for FB and FBL is variable by the Connect a resistor (Rocset) from this pin to GND, an  
internal 40uA current source will flow through this  
resistor and create a voltage drop, which will be  
compared with the voltage across the lower MOSFET.  
When the voltage across the lower MOSFET exceeds  
the voltage drop across the ROCSET, an over-current  
condition is detected and the controller will shut-  
down the IC directly, and the converter's output is  
latched.  
oscillator. The formulation is given by:  
1
1
D(t4 - t3) =  
´ 640 = ´ TSS  
FOSC  
4
Copyright ã ANPEC Electronics Corp.  
13  
www.anpec.com.tw  
Rev. A.2 - Jun., 2006