AOZ1320
Maximum Load Current (I
O
)
Maximum Load Current (I
O
)
2.5
2.0
1.5
V
IN
= 3V
V
IN
= 5V
2.5
2.0
V
IN
= 3V
V
IN
= 5V
1.5
1.0
0.5
0
0
20
40
60
80
100
1.0
0.5
0
0
20
40
60
80
100
Ambient Temperature (°C)
Ambient Temperature (°C)
Figure 3. Maximum Load Current
Thermal Derating for SOT23 Package
Figure 4. Maximum Load Current
Thermal Derating for 2x2 DFN Package
Layout Guidelines
Good PCB is important for improving the thermal perfor-
mance of AOZ1320. Place the input and output bypass
capacitors close to the IN and OUT pins. The input and
output PCB traces should be as wide as possible for the
given PCB space. Use a ground plane to enhance the
power dissipation capability of the device. The AOZ1320
evaluation board can be used as a layout example. The
PCB layout of AOZ1320 evaluation board is shown in
Figure 5 and 6.
Figure 5. AOZ1320 (SOT23-6) PCB Layout
Rev. 1.6 August 2008
www.aosmd.com
Page 12 of 18
AOSMD [ ALPHA & OMEGA SEMICONDUCTORS ]
