欢迎访问ic37.com |
会员登录 免费注册
发布采购

ADNS-5020-EN 参数 Datasheet PDF下载

ADNS-5020-EN图片预览
型号: ADNS-5020-EN
PDF下载: 下载PDF文件 查看货源
内容描述: 光学鼠标传感器 [Optical Mouse Sensor]
分类和应用: 传感器
文件页数/大小: 24 页 / 330 K
品牌: AVAGO [ AVAGO TECHNOLOGIES LIMITED ]
 浏览型号ADNS-5020-EN的Datasheet PDF文件第5页浏览型号ADNS-5020-EN的Datasheet PDF文件第6页浏览型号ADNS-5020-EN的Datasheet PDF文件第7页浏览型号ADNS-5020-EN的Datasheet PDF文件第8页浏览型号ADNS-5020-EN的Datasheet PDF文件第10页浏览型号ADNS-5020-EN的Datasheet PDF文件第11页浏览型号ADNS-5020-EN的Datasheet PDF文件第12页浏览型号ADNS-5020-EN的Datasheet PDF文件第13页  
AC Electrical Specifications
Electrical Characteristics over recommended operating conditions. Typical values at 25 °C, V
DD
= 3.3 V.
Parameter
Power Down
Wake from Power Down
Symbol
t
PD
t
WAKEUP
Minimum Typical
Maximum
50
Units
ms
ms
Notes
From PD (when bit 1 of register 0x0d
is set) to low current
From PD inactive (when NRESET pin is
asserted high or write 0x5a to register
0x3a) to valid motion
Active low.
From NRESET pull high to valid mo
tion, assuming V
DD
and motion is
present.
C
L
= 100pF
C
L
= 100pF
From SCLK falling edge to SDIO data
valid, no load conditions.
Data held until next falling SCLK edge.
From data valid to SCLK rising edge.
From rising SCLK for last bit of the first
data byte, to rising SCLK for last bit of
the second data byte.
From rising SCLK for last bit of the first
data byte, to rising SCLK for last bit of
the second address byte.
From rising SCLK for last bit of the first
data byte, to falling SCLK for the first
bit of the next address.
From rising SCLK for last bit of the
address byte, to falling SCLK for first bit
of data being read.
Minimum NCS inactive time after
motion burst before next SPI usage.
From NCS falling edge to first SCLK
rising edge.
From last SCLK rising edge to NCS
rising edge, for valid SDIO data
transfer.
From last SCLK rising edge to NCS
rising edge, for valid SDIO data transfer.
From NCS rising edge to SDIO high-Z
state.
Max supply current during a V
DD
ramp
from 0 to V
DD
.
50
55
Reset Pulse Width
Motion Delay after Reset
t
RESET
t
MOT-RST
250
50
ns
ms
SDIO Rise Time
SDIO Fall Time
SDIO delay after SCLK
SDIO Hold Time
SDIO Setup Time
SPI Time between
Write Commands
SPI Time between Write
and Read Commands
SPI Time between Read
and Subsequent Commands
SPI Read Address-Data Delay
t
r-SDIO
t
f-SDIO
t
DLY-SDIO
t
hold-SDIO
t
setup-SDIO
t
SWW
0.5
120
30
150
150
300
300
120
1/f
SCLK
ns
ns
ns
us
ns
µs
t
SWR
20
µs
t
SRW
t
SRR
t
SRAD
500
ns
4
µs
NCS Inactive after Motion Burst
NCS to SCLK Active
SCLK to NCS Inactive
(for read operation)
SCLK to NCS Inactive
(for write operation)
NCS to SDIO High-Z
Transient Supply Current
t
BEXIT
t
NCS-SCLK
t
SCLK-NCS
250
120
120
ns
ns
ns
t
SCLK-NCS
t
NCS-SDIO
I
DDT
20
500
60
us
ns
mA
9