欢迎访问ic37.com |
会员登录 免费注册
发布采购

HCPL-073L 参数 Datasheet PDF下载

HCPL-073L图片预览
型号: HCPL-073L
PDF下载: 下载PDF文件 查看货源
内容描述: 低输入电流,高增益, LVTTL / LVCMOS Compatbie光电耦合器 [Low Input Current, High Gain, LVTTL/LVCMOS Compatbie Optocouplers]
分类和应用: 光电输出元件
文件页数/大小: 12 页 / 250 K
品牌: AVAGO [ AVAGO TECHNOLOGIES LIMITED ]
 浏览型号HCPL-073L的Datasheet PDF文件第4页浏览型号HCPL-073L的Datasheet PDF文件第5页浏览型号HCPL-073L的Datasheet PDF文件第6页浏览型号HCPL-073L的Datasheet PDF文件第7页浏览型号HCPL-073L的Datasheet PDF文件第8页浏览型号HCPL-073L的Datasheet PDF文件第9页浏览型号HCPL-073L的Datasheet PDF文件第11页浏览型号HCPL-073L的Datasheet PDF文件第12页  
Package Characteristics
Parameter
Input-Output
Momentary
Withstand
Voltage**
Resistance
(Input-Output)
Capacitance
(Input-Output)
Input-Input
Insulation
Leakage Current
Input-Input
Insulation
Leakage Current
Capacitance
(Input-Input)
Sym.
V
ISO
Device HCPL-
Min.
3750
Typ.*
Max.
Units
V rms
Test Conditions
RH ≤ 50%,
t = 1 min.,
T
A
= 25˚C
V
I-O
= 500 Vdc
RH ≤ 45%
f = 1 MHz
RH ≤ 45%
V
I-I
= 500 Vdc
Fig.
Note
4, 9
R
I-O
C
I-O
I
I-I
0.005
10
12
0.6
pF
µA
4
11
5
R
I-I
10
11
5
C
I-I
270L
273L
070L
073L
0.03
0.25
pF
5
*All typical values at TA = 25˚C, unless otherwise noted.
**The Input-Output Momentary Withstand Voltage is a dielectric voltage rating that should not be interpreted as an input-output continuous
voltage rating. For the continuous voltage rating refer to the IEC/EN/DIN EN 60747-5-2 Insulation Characteristics Table (if applicable), your equip-
ment level safety specification or Avago Application Note 1074 entitled "Optocoupler Input-Output Endurance Voltage."
Notes:
1.
2.
3.
4.
5.
6.
Pin 5 should be the most negative voltage at the detector side.
Each channel.
DC CURRENT TRANSFER RATIO (CTR) is defined as the ratio of output collector current, I
O
, to the forward LED input current, I
F
, times 100%.
Device considered a two-terminal device: pins 1, 2, 3, and 4 shorted together, and pins 5, 6, 7, and 8 shorted together.
Measured between pins 1 and 2 shorted together, and pins 3 and 4 shorted together.
Common mode transient immunity in a Logic High level is the maximum tolerable (positive) dV
CM
/dt of the common mode pulse, V
CM
, to as-
sure that the output will remain in a Logic High state (i.e., V
O
> 2.0 V). Common mode transient immunity in a Logic Low level is the
maximum tolerable (negative) dV
CM
/dt of the common mode pulse, V
CM
, to assure that the output will remain in a Logic Low state
(i.e., V
O
< 0.8 V).
7. In applications where dV/dt may exceed 50,000 V/µs (such as static discharge) a series resistor, R
CC
, should be included to protect the detector
IC from destructively high surge currents. The recommended value is R
CC
= 110 Ω.
8. Use of a 0.1 µF bypass capacitor connected between pins 5 and 8 adjacent to the device is recommended.
9. In accordance with UL 1577, each optocoupler is proof tested by applying an insulation test voltage > 4500 V rms for 1 second (leakage detec-
tion current limit, I
I-O
< 5 µA).
10. In accordance with UL 1577, each optocoupler is proof tested by applying an insulation test voltage > 6000 V rms for 1 second (leakage detec-
tion current limit, I
I-O
< 5 µA).
11. Measured between the LED anode and cathode shorted together and pins 5 through 8 shorted together.
12. Derate linearly above 65˚C free-air temperature at a rate of 2.3 mW/˚C for the SO-8 package.
10