欢迎访问ic37.com |
会员登录 免费注册
发布采购

CDK3405ATQ48 参数 Datasheet PDF下载

CDK3405ATQ48图片预览
型号: CDK3405ATQ48
PDF下载: 下载PDF文件 查看货源
内容描述: 8位, 180MSPS ,三路视频数模转换器 [8-bit, 180MSPS, Triple Video DACs]
分类和应用: 转换器数模转换器
文件页数/大小: 11 页 / 1297 K
品牌: CADEKA [ CADEKA MICROCIRCUITS LLC. ]
 浏览型号CDK3405ATQ48的Datasheet PDF文件第1页浏览型号CDK3405ATQ48的Datasheet PDF文件第2页浏览型号CDK3405ATQ48的Datasheet PDF文件第3页浏览型号CDK3405ATQ48的Datasheet PDF文件第5页浏览型号CDK3405ATQ48的Datasheet PDF文件第6页浏览型号CDK3405ATQ48的Datasheet PDF文件第7页浏览型号CDK3405ATQ48的Datasheet PDF文件第8页浏览型号CDK3405ATQ48的Datasheet PDF文件第9页  
Data Sheet
Electrical Characteristics
(T
A
= 25°C, V
AA
=3.3V, V
REF
= 1.25V, R
L
= 37.5Ω, unless otherwise noted)
Symbol
I
DD
PD
Parameter
Power Supply Current
Total Power Dissipation
(2)
Input Voltage, HIGH
(1)
Input Voltage, LOW
(1)
Input Current, HIGH
Input Capacitance
Output Current
(1)
(1)
Conditions
T
A
= 25°C
(1)
T
A
= -40°C to +125°C
T
A
= -40°C to +125°C
T
A
= -40°C to +125°C
T
A
= -40°C to +125°C
T
A
= -40°C to +125°C
T
A
= -40°C to +125°C
(2)
Min
Typ
80
Max
85
95
300
Units
mA
mA
CDK3405
8-bit, 180MSPS, Triple Video DACs
mW
V
Digital Inputs
V
IH
V
IL
I
IH
I
IL
C
I
2.5
0.8
-1
-1
4
30
40
7
T
A
= -40°C to +125°C
1.135
1.25
1.365
1
1
V
μA
μA
pF
mA
pF
V
Input Current, LOW
(1)
Analog Outputs
R
O
C
O
V
REF
Output Resistance
Output Capacitance
Reference Voltage Output
(1)
Reference Output
Notes:
1. 100% tested at 25°C.
2. Parameter is guaranteed (but not tested) by design and characterization data.
Switching Characteristics
(T
A
= 25°C, V
AA
=3.3V, V
REF
= 1.25V, R
L
= 37.5Ω, unless otherwise noted)
Symbol
Clock Input
Conversion Rate
(1)
t
PWH
t
PWL
Pulse-width HIGH
(2)
Pulse-width LOW
(2)
T
A
= -40°C to +125°C
T
A
= -40°C to +125°C
T
A
= -40°C to +125°C
T
A
= 25°C
(1)
T
A
= -40°C to +125°C
(2)
T
A
= 25°C
(1)
Parameter
Conditions
Min
Typ
Max
180
Units
MSPS
ns
ns
ns
ns
Rev 1B
2
2
1.5
2
0.6
0.6
1.6
0.6
0.4
2.5
0.3
Data Inputs
t
S
t
H
Setup
Hold
ns
ns
ns
ns
ns
ns
ns
T
A
= -40°C to +125°C
(2)
T
A
= -40°C to +125°C
T
A
= -40°C to +125°C
T
A
= -40°C to +125°C
Data Outputs, with 50Ω doubly terminated load
t
D
t
R
t
F
t
SET
t
SKEW
Notes:
1. 100% production tested at +25°C.
2. Parameter is guaranteed (but not tested) by design and characterization data.
Clock to Output Delay
Output Risetime
Output Falltime
Settling Time
Output Skew
©2009-2010 CADEKA Microcircuits LLC
www.cadeka.com
4