Advanced Information
CAT25C01/02/04/08/16
Figure 1. Sychronous Data Timing
t
CS
VIH
CS
VIL
t
CSH
t
CSS
VIH
VIL
t
t
WL
SCK
SI
WH
t
t
H
SU
VIH
VALID IN
V
IL
t
RI
FI
t
t
V
t
t
HO
DIS
VOH
VOL
HI-Z
HI-Z
SO
Note: Dashed Line= mode (1, 1) – – – – –
A.C. CHARACTERISTICS
Limits
2.5V-6.0V
1.8V-6.0V
4.5V-5.5V
Test
UNITS Conditions
SYMBOL PARAMETER
Min.
50
Max. Min.
Max. Min. Max.
tSU
tH
Data Setup Time
Data Hold Time
20
20
75
75
20
20
40
40
ns
ns
ns
ns
MHz
ns
µs
µs
ns
ns
ms
ns
ns
ns
ns
ns
ns
ns
ns
ns
VIH = 2.4V
CL = 100pF
VOL = 0.8V
VOH = 2.0v
50
tWH
tWL
fSCK
tLZ
SCK High Time
250
250
DC
SCK Low Time
Clock Frequency
HOLD to Output Low Z
Input Rise Time
1
50
2
DC
5
50
2
DC
10
50
2
(1)
tRI
(1)
tFI
Input Fall Time
2
2
2
tHD
HOLD Setup Time
HOLD Hold Time
Write Cycle Time
Output Valid from Clock Low
Output Hold Time
Output Disable Time
HOLD to Output High Z
CS High Time
100
100
40
40
40
40
tCD
CL = 100pF
CL = 50pF
tWC
tV
10
5
5
250
80
80
tHO
0
0
0
tDIS
tHZ
250
150
75
50
75
50
tCS
500
500
500
150
150
100
100
100
50
100
100
100
50
tCSS
tCSH
tWPS
tWPH
NOTE:
CS Setup Time
CS Hold Time
WP Setup Time
WP Hold Time
50
50
(1) This parameter is tested initially and after a design or process change that affects the parameter.
Doc. No. 25067-00 5/00
3
CATALYST [ CATALYST SEMICONDUCTOR ]
