欢迎访问ic37.com |
会员登录 免费注册
发布采购

CAT25C08SI-TE13 参数 Datasheet PDF下载

CAT25C08SI-TE13图片预览
型号: CAT25C08SI-TE13
PDF下载: 下载PDF文件 查看货源
内容描述: 1K / 2K / 4K / 8K / 16K SPI串行E2PROM CMOS [1K/2K/4K/8K/16K SPI Serial CMOS E2PROM]
分类和应用: 可编程只读存储器
文件页数/大小: 10 页 / 62 K
品牌: CATALYST [ CATALYST SEMICONDUCTOR ]
 浏览型号CAT25C08SI-TE13的Datasheet PDF文件第1页浏览型号CAT25C08SI-TE13的Datasheet PDF文件第2页浏览型号CAT25C08SI-TE13的Datasheet PDF文件第3页浏览型号CAT25C08SI-TE13的Datasheet PDF文件第4页浏览型号CAT25C08SI-TE13的Datasheet PDF文件第6页浏览型号CAT25C08SI-TE13的Datasheet PDF文件第7页浏览型号CAT25C08SI-TE13的Datasheet PDF文件第8页浏览型号CAT25C08SI-TE13的Datasheet PDF文件第9页  
Advanced Information  
CAT25C01/02/04/08/16  
HOLD: Hold  
STATUS REGISTER  
HOLD is the HOLD pin. The HOLD pin is used to pause  
transmission to the CAT25C01/02/04/08/16 while in the  
middleofaserialsequencewithouthavingtore-transmit  
entiresequenceatalatertime.Topause,HOLDmustbe  
brought low while SCK is low. The SO pin is in a high  
impedance state during the time the part is paused, and  
transitions on the SI pins will be ignored. To resume  
communication,HOLDisbroughthigh,whileSCKislow.  
(HOLD should be held high any time this function is not  
being used.) HOLD may be tied high directly to VCC or  
tied to VCC through a resistor. Figure 9 illustrates hold  
timing sequence.  
The Status Register indicates the status of the device.  
The RDY (Ready) bit indicates whether the CAT25C01/  
02/04/08/16 is busy with a write operation. When set to  
1awritecycleisinprogressandwhensetto0thedevice  
indicates it is ready. This bit is read onlyThe WEL (Write  
Enable) bit indicates the status of the write enable latch.  
When set to 1, the device is in a Write Enable state and  
when set to 0 the device is in a Write Disable state. The  
WELbitcanonlybesetbytheWRENinstructionandcan  
be reset by the WRDI instruction.  
STATUS REGISTER  
7
6
5
4
3
2
1
0
WPEN  
PR_MODE SPI_MODE  
X
BP1  
BP0  
WEL  
RDY  
BLOCK PROTECTION BITS  
Status Register Bits  
Array Address  
Protected  
None  
Protection  
BP1  
0
BP0  
0
No Protection  
0
1
25C01: 60-7F  
25C02: C0-FF  
25C04: 180-1FF  
25C08: 0300-03FF  
25C16: 0600-07FF  
Quarter Array Protection  
Half Array Protection  
Full Array Protection  
1
1
0
1
25C01: 40-7F  
25C02: 80-FF  
25C04: 100-1FF  
25C08: 0200-03FF  
25C16: 0400-07FF  
25C01: 00-7F  
25C02: 00-FF  
25C04: 000-1FF  
25C08: 0000-03FF  
25C16: 0000-07FF  
WRITE PROTECT ENABLE OPERATION  
Protected  
Blocks  
Unprotected  
Blocks  
Status  
Register  
WPEN  
WP  
WEL  
0
X
0
Protected  
Protected  
Protected  
Protected  
Protected  
Protected  
Protected  
Writable  
Protected  
Writable  
Protected  
Writable  
Protected  
Writable  
0
1
X
1
0
1
0
1
Low  
Low  
High  
High  
Protected  
Protected  
Protected  
Writable  
1
X
X
Doc. No. 25067-00 5/00  
5