CS492705-CL 参数 Datasheet PDF下载

型号：	CS492705-CL
PDF下载：	下载PDF文件查看货源
内容描述：	多声道数字音频解码器 [Multi-Channel Digital Audio Decoders]
分类和应用：	解码器
文件页数/大小：	56 页 / 647 K
品牌：	CIRRUS [ CIRRUS LOGIC ]

CS4923/4/5/6/7/8/9

6.4 I

C Serial Host Interface .................................................................................................. 39

6.4.1

C Write ......................................................................................................... 39

6.4.2

C Read ......................................................................................................... 39

6.5 External Memory .............................................................................................................. 41

6.5.1

External Memory and Autoboot ...................................................................... 43

DIGITAL INPUT & OUTPUT .................................................................................................. 44

7.1 Digital Audio Formats ....................................................................................................... 44

7.2 Digital Audio Input Port .................................................................................................... 46

7.3 Compressed Data Input Port ........................................................................................... 46

7.4 Parallel Digital Audio Data Input ...................................................................................... 46

7.5 Digital Audio Output Port ................................................................................................. 47

7.5.1

IEC60958 Output ............................................................................................ 48

PIN DESCRIPTIONS .............................................................................................................. 49

PACKAGE DIMENSIONS ...................................................................................................... 54

LIST OF FIGURES

Figure 1.

RESET

Timing .................................................................................................................. 5

Figure 2. Serial Compressed Data Timing ....................................................................................... 6

Figure 3. CLKIN with CLKSEL = VSS = PLL Enable........................................................................ 7

Figure 4. CLKIN with CLKSEL = VD = PLL Bypass ......................................................................... 7

Figure 5. Intel Parallel Host Mode Read Cycle................................................................................. 9

Figure 6. Intel Parallel Host Mode Write Cycle................................................................................. 9

Figure 7. Motorola Parallel Host Mode Read Cycle ....................................................................... 11

Figure 8. Motorola Parallel Host Mode Write Cycle........................................................................ 11

Figure 9. SPI Control Port Timing................................................................................................... 13

Figure 10. I

C Control Port Timing ................................................................................................. 15

Figure 11. Digital Audio Input, Data and Clock Timing................................................................... 17

Figure 12. Digital Audio Output, Data and Clock Timing ................................................................ 19

Figure 13. I

C Control..................................................................................................................... 25

Figure 14. I

C Control with External Memory ................................................................................. 26

Figure 15. SPI Control .................................................................................................................... 27

Figure 16. SPI Control with External Memory ................................................................................ 28

Figure 17. Intel Parallel Control Mode ............................................................................................ 29

Figure 18. Motorola Parallel Control Mode..................................................................................... 30

Figure 19. SPI Timing..................................................................................................................... 38

Figure 20. I

C Timing ..................................................................................................................... 40

Figure 21. External Memory Interface ............................................................................................ 42

Figure 22. Run-Time Memory Access ............................................................................................ 42

Figure 23. Autoboot Timing Diagram.............................................................................................. 43

Figure 24. I

S Format ..................................................................................................................... 45

Figure 25. Left Justified Format...................................................................................................... 45

Figure 26. Right Justified................................................................................................................ 45

Figure 27. Multi-Channel Format (M == 20) ................................................................................... 45

LIST OF TABLES

Table 1. Silicon Revisions .............................................................................................................. 20

Table 2. Host Modes ...................................................................................................................... 33

Table 3. Host Memory Map ............................................................................................................ 34

Table 4. Intel Parallel Host Mode Pin Assignments........................................................................ 34

Table 5. Parallel Input/Output Registers......................................................................................... 35

Table 6. Motorola Parallel Host Mode Pin Assignments ................................................................ 36

Table 7. SPI Serial Mode Pin Assignments.................................................................................... 36

Table 8. I

C Serial Mode Pin Assignments .................................................................................... 39

Table 9. Memory Interface Pins...................................................................................................... 41

Table 10. Digital Audio Input Port................................................................................................... 46

Table 11. Compressed Data Input Port .......................................................................................... 46

Table 12. Digital Audio Output Port ................................................................................................ 47

Table 13. MCLK/SCLK Master Mode Ratios .................................................................................. 47

DS262F2

IC37:专业IC行业平台

专业IC领域供求交易平台:提供全面的IC Datasheet资料和资讯，Datasheet 1000万数据，IC品牌1000多家。

网站导航 Datasheet资料库电子术语电子百科

服务中心 常见问题委托交易会员服务

关于我们 公司简介联系我们免责申明

产品索引：A B C D E F G H I J K L M N O P Q R S T U V W X Y Z 0 1 2 3 4 5 6 7 8 9

深圳网络警察报警平台公共信息安全网络监察经营性网站备案信息不良信息举报中心工商网监电子标识全国公安机关备案