欢迎访问ic37.com |
会员登录 免费注册
发布采购

CS61584A-IQ3Z 参数 Datasheet PDF下载

CS61584A-IQ3Z图片预览
型号: CS61584A-IQ3Z
PDF下载: 下载PDF文件 查看货源
内容描述: 双T1 / E1线路接口 [DUAL T1/E1 LINE INTERFACE]
分类和应用: 数字传输接口电信集成电路电信电路PC
文件页数/大小: 54 页 / 1013 K
品牌: CIRRUS [ CIRRUS LOGIC ]
 浏览型号CS61584A-IQ3Z的Datasheet PDF文件第6页浏览型号CS61584A-IQ3Z的Datasheet PDF文件第7页浏览型号CS61584A-IQ3Z的Datasheet PDF文件第8页浏览型号CS61584A-IQ3Z的Datasheet PDF文件第9页浏览型号CS61584A-IQ3Z的Datasheet PDF文件第11页浏览型号CS61584A-IQ3Z的Datasheet PDF文件第12页浏览型号CS61584A-IQ3Z的Datasheet PDF文件第13页浏览型号CS61584A-IQ3Z的Datasheet PDF文件第14页  
CS61584A  
SWITCHING CHARACTERISTICS - SERIAL PORT (TA = -40 to 85 °C; DV+, TV+, RV+ =  
nominal ± 0.3 V; Inputs: Logic 0 = 0 V, Logic 1 = RV+)  
Parameter  
Symbol  
tdc  
Min  
25  
25  
50  
50  
-
Typ  
Max  
Unit  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
SDI to SCLK Setup Time  
SCLK to SDI Hold Time  
SCLK Low Time  
-
-
-
-
tcdh  
tcl  
-
-
SCLK High Time  
tch  
-
-
SCLK Rise and Fall Time  
CS to SCLK Setup Time  
SCLK to CS Hold Time  
CS Inactive Time  
tr, tf  
tcc  
-
15  
-
20  
20  
100  
-
-
(Note 28)  
(Note 29)  
tcch  
tcwh  
tcdv  
tcdz  
-
-
-
-
SDO Valid to SCLK  
CS to SDO High Z  
-
50  
-
-
50  
Notes: 28. If SPOL = 0, then CS should return high no sooner than 20 ns after the 16th rising edge of SCLK during  
a serial port read.  
29. Output load capacitance = 50 pF.  
t
cwh  
CS  
t
t
cch  
ch  
t
cc  
t
cl  
SCLK  
t
cdh  
t
cdh  
t
dc  
SDI  
LSB  
LSB  
MSB  
CONTROL BYTE  
DATA BYTE  
Figure 4. Serial Port Write Timing Diagram  
CS  
t
cdz  
SCLK  
t
cdv  
SDO  
HIGH  
SPOL = 0  
Figure 5. Serial Port Read Timing Diagram  
10  
DS261F1