欢迎访问ic37.com |
会员登录 免费注册
发布采购

EP9307-IRZ 参数 Datasheet PDF下载

EP9307-IRZ图片预览
型号: EP9307-IRZ
PDF下载: 下载PDF文件 查看货源
内容描述: 与以太网USB显示和触摸屏ARM9 SOC [ARM9 SOC WITH ETHERNET USB DISPLAY AND TOUCHSCREEN]
分类和应用: 以太网以太网:16GBASE-T
文件页数/大小: 48 页 / 716 K
品牌: CIRRUS [ CIRRUS LOGIC ]
 浏览型号EP9307-IRZ的Datasheet PDF文件第4页浏览型号EP9307-IRZ的Datasheet PDF文件第5页浏览型号EP9307-IRZ的Datasheet PDF文件第6页浏览型号EP9307-IRZ的Datasheet PDF文件第7页浏览型号EP9307-IRZ的Datasheet PDF文件第9页浏览型号EP9307-IRZ的Datasheet PDF文件第10页浏览型号EP9307-IRZ的Datasheet PDF文件第11页浏览型号EP9307-IRZ的Datasheet PDF文件第12页  
EP9307
ARM9 SOC with Ethernet, USB, Display and Touchscreen
Table E. LCD Interface Pin Assignments
Table F. Touch Screen Interface with 12-bit Analog-to-Digital
Converter Pin Assignments
Pin Mnemonic
SPCLK
P[17:0]
HSYNC/LP
VCSYNC/FP
BLANK
BRIGHT
Pixel Clock
Pin Description
Pin Mnemonic
Xp, Xm
Yp, Ym
SXp, SXm
SYp, SYm
Pin Description
Touch screen ADC X Axis
Touch screen ADC Y Axis
Touch screen ADC X Axis
Voltage Feedback
Touch screen ADC Y Axis
Voltage Feedback
Pixel Data Bus [17:0]
Horizontal
Synchronization/Line Pulse
Vertical or Composite
Synchronization / Frame Pulse
Composite Blank
Pulse Width Modulated Brightness
64-Keypad Interface
Graphics Accelerator
The EP9307 contains a hardware graphics acceleration
engine that improves graphic performance by handling
block copy, block fill and hardware line draw operations.
The Graphics Accelerator is used in the system to off-
load graphics operations from the processor.
Pixel depths supported by the Graphics Accelerator are
4, 8, 16 or 24 bits per pixel (bpp). The 24 bits per pixel
mode can be operated as packed (4 pixels every 3
words) or unpacked (1 pixel per word with the high byte
unused.)
The block copy operations of the Graphics Accelerator
are similar to a DMA (Direct Memory Access) transfer
that understands pixel organization, block width,
transparency, and transformation from 1bpp to higher 4,
8, 16 or 24 bpp.
The line draw operations also allow for solid lines or
dashed lines. The colors for line drawing can be either
foreground color and background color or foreground
color with the background being transparent.
The keypad circuitry scans an 8 x 8 array of 64 normally
open, single pole switches. Any one or two keys
depressed will be de-bounced and decoded. An interrupt
is generated whenever a stable set of depressed keys is
detected. If the keypad is not utilized, the 16 column/row
pins may be used as general purpose I/O. The Keypad
interface:
Provides scanning, debounce and decoding for a 64-
key array.
Scans an 8-row by 8-column matrix.
May decode 2 keys at once.
Generates an interrupt when a new stable key is
determined.
Also generates a 3-key reset interrupt.
Table G. 64-Key Keypad Interface Pin Assignments
Pin Mnemonic
COL[7:0]
ROW[7:0]
Pin
Description
Key Matrix Column
Inputs
Key Matrix Row
Inputs
Alternative Usage
General Purpose I/O
General Purpose I/O
Touch Screen Interface with 12-bit Analog-
to-Digital Converter (ADC)
The touch screen interface performs all sampling,
averaging, ADC range checking, and control for a wide
variety of analog resistive touch screens. This controller
only interrupts the processor when a meaningful change
occurs. The touch screen hardware may be disabled and
the switch matrix and ADC controlled directly if desired.
Features include:
Support for 4, 5, 7, or 8-wire analog resistive touch
screens.
Flexibility - unused lines may be used for temperature
sensing or other functions.
Touch screen interrupt function.
©
8
Copyright 2004 Cirrus Logic (All Rights Reserved)
DS667PP3