欢迎访问ic37.com |
会员登录 免费注册
发布采购

EP9312-CBZ 参数 Datasheet PDF下载

EP9312-CBZ图片预览
型号: EP9312-CBZ
PDF下载: 下载PDF文件 查看货源
内容描述: 通用平台系统级芯片处理器 [Universal Platform System-on-chip Processor]
分类和应用:
文件页数/大小: 62 页 / 889 K
品牌: CIRRUS [ CIRRUS LOGIC ]
 浏览型号EP9312-CBZ的Datasheet PDF文件第1页浏览型号EP9312-CBZ的Datasheet PDF文件第3页浏览型号EP9312-CBZ的Datasheet PDF文件第4页浏览型号EP9312-CBZ的Datasheet PDF文件第5页浏览型号EP9312-CBZ的Datasheet PDF文件第6页浏览型号EP9312-CBZ的Datasheet PDF文件第7页浏览型号EP9312-CBZ的Datasheet PDF文件第8页浏览型号EP9312-CBZ的Datasheet PDF文件第9页  
EP9312
Universal Platform SOC Processor
OVERVIEW
The EP9312 is an ARM920T-based system-on-a-chip
design with a large peripheral set targeted to a variety of
applications:
• Thin client computers for business and home
• Internet radio
• Internet access devices
• Industrial computers
• Specialized terminals
• Point of sale terminals
• Test and measurement equipment
The ARM920T microprocessor core with separate 16-
kbyte, 64-way set-associative instruction and data
caches is augmented by the MaverickCrunch™ co-
processor
enabling
high-speed
floating
point
calculations.
MaverickKey
unique hardware programmed IDs are a
solution to the growing concern over secure web content
and commerce. With Internet security playing an
important role in the delivery of digital media such as
books or music, traditional software methods are quickly
becoming unreliable. The MaverickKey unique IDs
provide OEMs with a method of utilizing specific
hardware IDs such as those assigned for SDMI (Secure
Digital Music Initiative) or any other authentication
mechanism.
A high-performance 1/10/100 Mbps Ethernet media
access Controller (EMAC) is included along with external
interfaces to SPI, I
2
S audio, Raster/LCD, IDE storage
peripherals, keypad, and touchscreen. A three-port USB
2.0 Full-speed Host (OHCI) (12 Mbits per second) and
three UARTs are included as well.
The EP9312 is a high-performance, low-power, RISC-
based, single-chip computer built around an ARM920T
microprocessor core with a maximum operating clock
rate of 200 MHz (184 MHz for industrial conditions). The
ARM core operates from a 1.8 V supply, while the I/O
operates at 3.3 V with power usage between 100 mW
and 750 mW (dependent on speed).
Table A. Change History
Revision
1
2
3
4
5
6
7
Date
March 2001
June 2001
August 2001
May 2003
December 2003
July 2004
Febuary 2005
Initial Release.
Upgrade to revision B silicon.
Upgrade to revision C silicon.
Upgrade to revision D silicon.
Update timing data.
Update AC data.
Add ADC data.
Update with most-current characterization data.
Changes
2
©
Copyright 2005 Cirrus Logic (All Rights Reserved)
DS515PP7