EP9312
Universal Platform SOC Processor
ADC
Parameter
Resolution
Integral non-linearity
Offset error
Full scale error
Maximum sample rate
Channel switch settling time
Noise (RMS) - typical
Note:
ADIV = 0
ADIV = 1
ADIV = 0
ADIV = 1
Comment
No missing codes
Range of 0 to 3.3 V
Value
50K counts (approximate)
0.01%
±15
0.2%
3750
925
500
2
120
Units
mV
Samples per second
Samples per second
µs
ms
µV
ADIV refers to bit 16 in the KeyTchClkDiv register.
ADIV = 0 means the input clock to the ADC module is equal to the external 14.7456 MHz clock divided by 4.
ADIV = 1 means the input clock to the ADC module is equal to the external 14.7456 MHz clock divided by 16.
61A8
0000
FFFF
9E58
0
Vref/2
Vref
A/D Converter Transfer Function
(approximately ±25,000 counts)
Figure 36. ADC Transfer Function
Using the ADC:
This ADC has a state-machine based conversion engine that automates the conversion process. The initiator for a
conversion is the read access of the TSXYResult register by the CPU. The data returned from reading this register
contains the result as well as the status bit indicating the state of the ADC. However, this peripheral requires a delay
between each successful conversion and the issue of the next conversion command, or else the returned value of
successive samples may not reflect the analog input. Since the state of the ADC state machine is returned through the
same channel used to initiate the conversion process, there must be a delay inserted after every complete conversion.
Note that reading TSXYResult during a conversion will not affect the result of the ongoing process.
The following is a recommended procedure for safely polling the ADC from software:
1. Read the TSXYResult register into a local variable to initiate a conversion.
2. If the value of bit 31 of the local variable is '0' then repeat step 1.
3. Delay long enough to meet the maximum sample rate as shown above.
4. Mask the local variable with 0xFFFF to remove extraneous data.
5. If signed mode is used, do a sign extend of the lower halfword.
6. Return the sampled value.
DS515PP7
©
Copyright 2005 Cirrus Logic (All Rights Reserved)
51
CIRRUS [ CIRRUS LOGIC ]
