欢迎访问ic37.com |
会员登录 免费注册
发布采购

CY7C141-25JC 参数 Datasheet PDF下载

CY7C141-25JC图片预览
型号: CY7C141-25JC
PDF下载: 下载PDF文件 查看货源
内容描述: 1K ×8双端口静态RAM [1K x 8 Dual-Port Static RAM]
分类和应用: 内存集成电路静态存储器
文件页数/大小: 19 页 / 573 K
品牌: CYPRESS [ CYPRESS SEMICONDUCTOR ]
 浏览型号CY7C141-25JC的Datasheet PDF文件第6页浏览型号CY7C141-25JC的Datasheet PDF文件第7页浏览型号CY7C141-25JC的Datasheet PDF文件第8页浏览型号CY7C141-25JC的Datasheet PDF文件第9页浏览型号CY7C141-25JC的Datasheet PDF文件第11页浏览型号CY7C141-25JC的Datasheet PDF文件第12页浏览型号CY7C141-25JC的Datasheet PDF文件第13页浏览型号CY7C141-25JC的Datasheet PDF文件第14页  
CY7C130/CY7C131
CY7C140/CY7C141
Switching Waveforms
(continued)
Busy Timing Diagram No. 1 (CE Arbitration)
CE
L
Valid First:
ADDRESS
L,
R
CE
L
t
PS
ADDRESS MATCH
CE
R
t
BLC
BUSY
R
t
BHC
CE
R
Valid First:
ADDRESS
L,R
CE
R
t
PS
ADDRESS MATCH
CE
L
t
BLC
BUSY
L
t
BHC
Busy Timing Diagram No. 2 (Address Arbitration)
Left Address Valid First:
t
RC
or t
WC
ADDRESS MATCH
t
PS
ADDRESS MISMATCH
ADDRESS
L
ADDRESS
R
BUSY
R
t
BLA
t
BHA
Right Address Valid First:
t
RC
or t
WC
ADDRESS MATCH
t
PS
ADDRESS MISMATCH
ADDRESS
R
ADDRESS
L
BUSY
L
t
BLA
t
BHA
Document #: 38-06002 Rev. *D
Page 10 of 19