CYWUSB6932
CYWUSB6934
Addr: 0x06
7
6
Reserved
5
REG_SERDES_CTL
4
3
SERDES
Enable
2
1
Default: 0x03
0
EOF Length
Figure 7-5. SERDES Control
Bit
Name
Description
7:4
3
Reserved
SERDES Enable
These bits are reserved and should be written with zeroes.
The SERDES Enable bit is used to switch between bit-serial mode and SERDES mode.
1 = SERDES enabled.
0 = SERDES disabled, bit-serial mode enabled.
When the SERDES is enabled data can be written to and read from the IC one byte at a time, through the use of the
SERDES Data registers. The bit-serial mode requires bits to be written one bit at a time through the use of the
DIO/DIOVAL pins, refer to section 3.2. It is recommended that SERDES mode be used to avoid the need to manage
the timing required by the bit-serial mode.
The End of Frame Length bits are used to set the number of sequential bit times for an inter-frame gap without valid
data before an EOF event will be generated. When in receive mode and a valid bit has been received the EOF event
can then be identified by the number of bit times that expire without correlating any new data. The EOF event causes
data to be moved to the proper SERDES Data Register and can also be used to generate interrupts. If 0 is the EOF
length, an EOF condition will occur at the first invalid bit after a valid reception.
2:0
EOF Length
Document 38-16007 Rev. *G
Page 10 of 30
CYPRESS [ CYPRESS SEMICONDUCTOR ]
