欢迎访问ic37.com |
会员登录 免费注册
发布采购

DI2CS 参数 Datasheet PDF下载

DI2CS图片预览
型号: DI2CS
PDF下载: 下载PDF文件 查看货源
内容描述: I2C总线接口 - 从 [I2C Bus Interface - Slave]
分类和应用:
文件页数/大小: 4 页 / 148 K
品牌: DCD [ DIGITAL CORE DESIGN ]
 浏览型号DI2CS的Datasheet PDF文件第2页浏览型号DI2CS的Datasheet PDF文件第3页浏览型号DI2CS的Datasheet PDF文件第4页  
DI2CS
I C Bus Interface - Slave
ver 3.02
OVERVIEW
I
2
C is a two-wire, bi-directional serial bus that
provides a simple and efficient method of
data transmission over a short distance be-
tween many devices. The DI2CS core pro-
vides an interface between a microprocessor
/microcontroller and an I
2
C bus. It can works
as a slave transmitter or slave receiver de-
pending on working mode determined by a
master device. The DI2CS core incorporates
all features required by the latest I
2
C specifi-
cation including clock synchronization, arbi-
tration and High-speed transmission mode.
The DI2CS supports all the transmission
speed modes.
Fully synthesizable
Static synchronous design with positive
edge clocking and synchronous reset
No internal tri-states
Scan test ready
2
APPLICATIONS
Embedded microprocessor boards
Consumer and professional audio/video
Home and automotive radio
Low-power applications
Communication systems
Cost-effective reliable automotive sys-
tems
KEY FEATURES
Conforms to v.2.1 of the I
2
C specification
Slave operation
Slave transmitter
Slave receiver
DELIVERABLES
Source code:
VHDL Source Code or/and
VERILOG Source Code or/and
Encrypted, or plain text EDIF netlist
VHDL & VERILOG test bench environ-
ment
Active-HDL automatic simulation mac-
ros
ModelSim automatic simulation macros
Tests with reference responses
Technical documentation
Installation notes
HDL core specification
Datasheet
Synthesis scripts
Example application
Technical support
http://www.DigitalCoreDesign.com
http://www.dcd.pl
Supports 3 transmission speed modes
Standard (up to 100 kb/s)
Fast (up to 400 kb/s)
High Speed (up to 3,4 Mb/s)
Allows operation from a wide range of
input clock frequencies
Simple interface allows easy connection
to microprocessor/microcontroller devices
Interrupt generation
User-defined data setup time
All trademarks mentioned in this document
are trademarks of their respective owners.
Copyright 1999-2007 DCD – Digital Core Design. All Rights Reserved.