欢迎访问ic37.com |
会员登录 免费注册
发布采购

EBD11ED8ABFB-7B 参数 Datasheet PDF下载

EBD11ED8ABFB-7B图片预览
型号: EBD11ED8ABFB-7B
PDF下载: 下载PDF文件 查看货源
内容描述: 1GB无缓冲DDR SDRAM DIMM EBD11ED8ABFB ( 128M的话】 72位, 2家银行) [1GB Unbuffered DDR SDRAM DIMM EBD11ED8ABFB (128M words 】 72 bits, 2 Banks)]
分类和应用: 存储内存集成电路动态存储器双倍数据速率时钟
文件页数/大小: 19 页 / 208 K
品牌: ELPIDA [ ELPIDA MEMORY ]
 浏览型号EBD11ED8ABFB-7B的Datasheet PDF文件第11页浏览型号EBD11ED8ABFB-7B的Datasheet PDF文件第12页浏览型号EBD11ED8ABFB-7B的Datasheet PDF文件第13页浏览型号EBD11ED8ABFB-7B的Datasheet PDF文件第14页浏览型号EBD11ED8ABFB-7B的Datasheet PDF文件第16页浏览型号EBD11ED8ABFB-7B的Datasheet PDF文件第17页浏览型号EBD11ED8ABFB-7B的Datasheet PDF文件第18页浏览型号EBD11ED8ABFB-7B的Datasheet PDF文件第19页  
EBD11ED8ABFB  
Pin Functions  
CK, /CK (input pin)  
The CK and the /CK are the master clock inputs. All inputs except DMs, DQSs and DQs are referred to the cross  
point of the CK rising edge and the VREF level. When a read operation, DQSs and DQs are referred to the cross  
point of the CK and the /CK. When a write operation, DMs and DQs are referred to the cross point of the DQS and  
the VREF level. DQSs for write operation are referred to the cross point of the CK and the /CK.  
/CS (input pin)  
When /CS is low, commands and data can be input. When /CS is high, all inputs are ignored. However, internal  
operations (bank active, burst operations, etc.) are held.  
/RAS, /CAS, and /WE (input pins)  
These pins define operating commands (read, write, etc.) depending on the combinations of their voltage levels.  
See "Command operation".  
A0 to A12 (input pins)  
Row address (AX0 to AX12) is determined by the A0 to the A12 level at the cross point of the CK rising edge and the  
VREF level in a bank active command cycle. Column address (AY0 to AY9, AY11) is loaded via theA0 to the A9 and  
the A11 at the cross point of the CK rising edge and the VREF level in a read or a write command cycle. This  
column address becomes the starting address of a burst operation.  
A10 (AP) (input pin)  
A10 defines the precharge mode when a precharge command, a read command or a write command is issued. If  
A10 = high when a precharge command is issued, all banks are precharged. If A10 = low when a precharge  
command is issued, only the bank that is selected by BA1, BA0 is precharged. If A10 = high when read or write  
command, auto-precharge function is enabled. While A10 = low, auto-precharge function is disabled.  
BA0, BA1 (input pin)  
BA0, BA1 are bank select signals (BA). The memory array is divided into bank 0, bank 1, bank 2 and bank 3. (See  
Bank Select Signal Table)  
[Bank Select Signal Table]  
BA0  
BA1  
Bank 0  
L
L
Bank 1  
H
L
L
Bank 2  
H
H
Bank 3  
H
Remark: H: VIH. L: VIL.  
CKE (input pin)  
CKE controls power down and self-refresh. The power down and the self-refresh commands are entered when the  
CKE is driven low and exited when it resumes to high.  
The CKE level must be kept for 1 CK cycle at least, that is, if CKE changes at the cross point of the CK rising edge  
and the VREF level with proper setup time tIS, at the next CK rising edge CKE level must be kept with proper hold  
time tIH.  
DQ, CB (input and output pins)  
Data are input to and output from these pins.  
DQS (input and output pin)  
DQS provide the read data strobes (as output) and the write data strobes (as input).  
Preliminary Data Sheet E0295E20 (Ver. 2.0)  
15