欢迎访问ic37.com |
会员登录 免费注册
发布采购

HM5264165FTT-75 参数 Datasheet PDF下载

HM5264165FTT-75图片预览
型号: HM5264165FTT-75
PDF下载: 下载PDF文件 查看货源
内容描述: LVTTL 64M SDRAM接口的133 MHz / 100 MHz的1 - Mword × 16位×4行/ 2 - Mword × 8位× 4银行/ 4 - Mword × 4位× 4银行PC / 133 , PC / 100 SDRAM [64M LVTTL interface SDRAM 133 MHz/100 MHz 1-Mword × 16-bit × 4-bank/2-Mword × 8-bit × 4-bank /4-Mword × 4-bit × 4-bank PC/133, PC/100 SDRAM]
分类和应用: 存储内存集成电路光电二极管动态存储器PC时钟
文件页数/大小: 65 页 / 498 K
品牌: ELPIDA [ ELPIDA MEMORY ]
 浏览型号HM5264165FTT-75的Datasheet PDF文件第3页浏览型号HM5264165FTT-75的Datasheet PDF文件第4页浏览型号HM5264165FTT-75的Datasheet PDF文件第5页浏览型号HM5264165FTT-75的Datasheet PDF文件第6页浏览型号HM5264165FTT-75的Datasheet PDF文件第8页浏览型号HM5264165FTT-75的Datasheet PDF文件第9页浏览型号HM5264165FTT-75的Datasheet PDF文件第10页浏览型号HM5264165FTT-75的Datasheet PDF文件第11页  
HM5264165F/HM5264805F/HM5264405F-75/A60/B60
Block Diagram
(HM5264805F)
Sense amplifier & I/O bus
Sense amplifier & I/O bus
Sense amplifier & I/O bus
Memory array
Memory array
Column decoder
Memory array
Column decoder
Sense amplifier & I/O bus
Column decoder
Column decoder
DQM
CLK
CKE
RAS
CAS
WE
CS
EO
Column address
counter
Row decoder
Bank 0
4096 row
X 512 column
X 8 bit
A0 to A13
A0 to A8
A0 to A13
Column address
buffer
Row address
buffer
Refresh
counter
Row decoder
Row decoder
Row decoder
L
Memory array
Bank 3
Bank 1
Bank 2
4096 row
X 512 column
X 8 bit
4096 row
X 512 column
X 8 bit
4096 row
X 512 column
X 8 bit
Pr
Input
buffer
Output
buffer
DQ0 to DQ7
Control logic &
timing generator
Data Sheet E0135H10
7
od
uc
t