欢迎访问ic37.com |
会员登录 免费注册
发布采购

EN25S20-75GIP 参数 Datasheet PDF下载

EN25S20-75GIP图片预览
型号: EN25S20-75GIP
PDF下载: 下载PDF文件 查看货源
内容描述: 2兆位1.8V串行闪存与4K字节扇区制服 [2 Megabit 1.8V Serial Flash Memory with 4Kbyte Uniform Sector]
分类和应用: 闪存
文件页数/大小: 34 页 / 564 K
品牌: EON [ EON SILICON SOLUTION INC. ]
 浏览型号EN25S20-75GIP的Datasheet PDF文件第1页浏览型号EN25S20-75GIP的Datasheet PDF文件第2页浏览型号EN25S20-75GIP的Datasheet PDF文件第3页浏览型号EN25S20-75GIP的Datasheet PDF文件第5页浏览型号EN25S20-75GIP的Datasheet PDF文件第6页浏览型号EN25S20-75GIP的Datasheet PDF文件第7页浏览型号EN25S20-75GIP的Datasheet PDF文件第8页浏览型号EN25S20-75GIP的Datasheet PDF文件第9页  
EN25S20
SIGNAL DESCRIPTION
Serial Data Input (DI)
The SPI Serial Data Input (DI) pin provides a means for instructions, addresses and data to be serially
written to (shifted into) the device. Data is latched on the rising edge of the Serial Clock (CLK) input pin.
Serial Data Output (DO)
The SPI Serial Data Output (DO) pin provides a means for data and status to be serially read from
(shifted out of) the device. Data is shifted out on the falling edge of the Serial Clock (CLK) input pin.
Serial Clock (CLK)
The SPI Serial Clock Input (CLK) pin provides the timing for serial input and output operations. ("See
SPI Mode")
Chip Select (CS#)
The SPI Chip Select (CS#) pin enables and disables device operation. When CS# is high the device is
deselected and the Serial Data Output (DO) pin is at high impedance. When deselected, the devices
power consumption will be at standby levels unless an internal erase, program or status register cycle
is in progress. When CS# is brought low the device will be selected, power consumption will increase to
active levels and instructions can be written to and data read from the device. After power-up, CS#
must transition from high to low before a new instruction will be accepted.
HOLD (HOLD#)
The HOLD# pin allows the device to be paused while it is actively selected. When HOLD# is brought
low, while CS# is low, the DO pin will be at high impedance and signals on the DI and CLK pins will be
ignored (don’t care). The HOLD# function can be useful when multiple devices are sharing the same
SPI signals.
Write Protect (WP#)
The Write Protect (WP#) pin can be used to prevent the Status Register from being written. Used in
conjunction with the Status Register’s Block Protect (BP0, BP1and BP2) bits and Status Register
Protect (SRP) bits, a portion or the entire memory array can be hardware protected.
This Data Sheet may be revised by subsequent versions
or modifications due to changes in technical specifications.
4
©2004 Eon Silicon Solution, Inc.,
www.eonssi.com
Rev. H, Issue Date: 2011/11/07