欢迎访问ic37.com |
会员登录 免费注册
发布采购

EM42AM3284LBC-75F 参数 Datasheet PDF下载

EM42AM3284LBC-75F图片预览
型号: EM42AM3284LBC-75F
PDF下载: 下载PDF文件 查看货源
内容描述: 512MB ( 4M 】 4Bank 】 32 ),双倍数据速率SDRAM [512Mb (4M×4Bank×32) Double DATA RATE SDRAM]
分类和应用: 动态存储器双倍数据速率
文件页数/大小: 24 页 / 291 K
品牌: EOREX [ EOREX CORPORATION ]
 浏览型号EM42AM3284LBC-75F的Datasheet PDF文件第1页浏览型号EM42AM3284LBC-75F的Datasheet PDF文件第2页浏览型号EM42AM3284LBC-75F的Datasheet PDF文件第3页浏览型号EM42AM3284LBC-75F的Datasheet PDF文件第4页浏览型号EM42AM3284LBC-75F的Datasheet PDF文件第6页浏览型号EM42AM3284LBC-75F的Datasheet PDF文件第7页浏览型号EM42AM3284LBC-75F的Datasheet PDF文件第8页浏览型号EM42AM3284LBC-75F的Datasheet PDF文件第9页  
eorex
Pin Description (Simplified)
Pin
Name
G2,G3
CLK,/CLK
EM42AM3284LBC
Function
(System Clock)
Clock input active on the Positive rising edge except for DQ and
DM are active on both edge of the DQS.
CLK and /CLK are differential clock inputs.
(Chip Select)
/CS enables the command decoder when ”L” and disable the
command decoder when “H”.The new command are over-
Looked when the command decoder is disabled but previous
operation will still continue.
(Clock Enable)
Activates the CLK when “H” and deactivates when “L”.
When deactivate the clock,CKE low signifies the power down or
self refresh mode.
(Address)
Row address (A0 to A12) and Calumn address (CA0 to CA8) are
multiplexed on the same pin.
CA10 defines auto precharge at Calumn address.
(Bank Address)
Selects which bank is to be active.
(Row Address Strobe)
Latches Row Addresses on the positive rising edge of the CLK with
/RAS “L”. Enables row access & pre-charge.
(Column Address Strobe)
Latches Column Addresses on the positive rising edge of the CLK
with /CAS low. Enables column access.
(Write Enable)
Latches Column Addresses on the positive rising edge of the CLK
with /CAS low. Enables column access.
(Data Input/Output)
Data Inputs and Outputs are synchronized with both edge of DQS.
(Data Input/Output Mask)
DM controls data inputs.DM0 corresponds to the data on
DQ0~DQ7.DM1 corresponds to the data on DQ8~DQ15……..
H7
/CS
G1
CKE
J8,J9,K7,K9,K1,
K3,J1~J3,H1~H3,
H8,H9
G9
A0~12
BA0, BA1
/RAS
G8
/CAS
G7
L8,L2,E8,E2
K8,K2,F8,F2
R8,P7,P8,N7,N8,M7,
M8,L7,L3,M2,M3,N2,
N3,P2,P3,R2,A8,B7,
B8,C7,C8,D7,D8,E7,
E3,D2,D3,C2,C3,B2,
B3,A2
A9,F1,R9/
A1,F9,R1
A7,B1,C9,D1,E9,L9,
M1,N9,P1,R7/A3,B9,
C1,D9,E1,L1,M9,N1,
P9,R3
F3,F7
Jun. 2009
/WE
DQS0~3
DM0~3
DQ0~31
(Data Input/Output)
Data inputs and outputs are multiplexed on the same pin.
V
DD
/V
SS
(Power Supply/Ground)
V
DD
and V
SS
are power supply pins for internal circuits.
(Power Supply/Ground)
V
DDQ
and V
SSQ
are power supply pins for the output buffers.
(No Connection/Reserved for Future Use)
This pin is recommended to be left No Connection on the device.
www.eorex.com
5/24
V
DDQ
/V
SSQ
NC/RFU