欢迎访问ic37.com |
会员登录 免费注册
发布采购

S1L54424 参数 Datasheet PDF下载

S1L54424图片预览
型号: S1L54424
PDF下载: 下载PDF文件 查看货源
内容描述: 高密度门阵列 [HIGH DENSITY GATE ARRAY]
分类和应用:
文件页数/大小: 12 页 / 96 K
品牌: EPSON [ EPSON COMPANY ]
 浏览型号S1L54424的Datasheet PDF文件第3页浏览型号S1L54424的Datasheet PDF文件第4页浏览型号S1L54424的Datasheet PDF文件第5页浏览型号S1L54424的Datasheet PDF文件第6页浏览型号S1L54424的Datasheet PDF文件第8页浏览型号S1L54424的Datasheet PDF文件第9页浏览型号S1L54424的Datasheet PDF文件第10页浏览型号S1L54424的Datasheet PDF文件第11页  
DATA SHEET
ASIC
S1L50000
Electrical Characteristics of the
S1L50000
Series:
(V
DD
= 3.3V
±
0.3V, V
SS
= 0V, T
a
= -40 to 85°C)
Item
Quiescent Current
Input Leakage Current
Off State Leakage Current
High Level Output Voltage
*
Symbol
I
DDS
I
LI
I
OZ
V
OH
Conditions
Quiescent Conditions
--
--
I
OH
= -0.1mA (Type S), -1mA (Type
M), -2mA (Type 1), -6mA (Type 2),
-12mA (Type 3, Type 4)
V
DD
= Min
I
OL
= 0.1mA (Type S), 1mA (Type
M), 2mA (Type 1), 6mA (Type 2),
12mA (Type 3), 24mA (Type 4)
V
DD
= Min
LVTTL Level, V
DD
= Max
LVTTL Level, V
DD
= Min
LVTTL Schmitt
LVTTL Schmitt
LVTTL Schmitt
PCI Level, V
DD
= Max
PCI Level, V
DD
= Min
PCI Response,
V
OH
= 0.90V, V
DD
= Min
V
OH
= 2.52V, V
DD
= Max
PCI Response
V
OH
= 1.80V, V
DD
= Min
V
OL
= 2.52V, V
DD
= Max
V
I
= 0V
Type 1
Type 2
Min
--
-1
-1
V
DD
-0.4
Typ
--
--
--
--
Max
170
1
1
--
Unit
µA
µA
µA
V
Low Level Output Voltage
V
OL
--
--
0.4
V
High Level Input Voltage
Low Level Input Voltage
High Level Input Voltage
Low Level Input Voltage
Hysteresis Voltage
High Level Input Voltage
Low Level Input Voltage
High Level Output Current
V
IH1
V
IL1
V
T1+
V
T1-
V
H1
V
IH3
V
IL3
I
OH3
2.0
--
1.1
0.6
0.1
1.71
--
-36
--
48
--
20
40
20
40
--
--
-350
210
--
--
--
--
--
--
--
--
--
--
--
--
--
--
50
100
50
100
--
--
--
--
--
--
--
--
0.8
2.4
1.8
--
--
0.98
--
-115
--
137
(100)
120
(200)
240
(100)
120
(200)
240
-20
17
--
--
10
10
10
V
V
V
V
V
V
V
mA
mA
mA
mA
KΩ
Low Level Output Current
I
OL3
Pull-up Resistance**
R
PU
Pull-down Resistance**
R
PD
V
I
= V
DD
Type 1
Type 2
KΩ
µA
µA
µA
µA
pF
pF
pF
High Level Maintenance
Current
Low Level Maintenance
Current
High Level Reversal Current
Low Level Reversal Current
Input Terminal Capacitance
Output Terminal Capacitance
Input/Output Terminal
Capacitance
I
BHH
I
BHL
I
BHHO
I
BHLO
C
I
C
O
C
IO
Bus Hold Response,
V
IN
= 2.0V, V
DD
= Min
Bus Hold Response,
V
IN
= 0.8V, V
DD
= Min
Bus Hold Response,
V
IN
= 0.8V, V
DD
= Max
Bus Hold Response,
V
IN
= 2.0V, V
DD
= Max
f = 1Mhz, V
DD
= 0V
f = 1Mhz, V
DD
= 0V
f = 1Mhz, V
DD
= 0V
* The quiescent current is a typical value (T
j
=85°C) for each master.
** The values in parentheses are for the case of T
a
= 0 to 70°C.
EPSON ELECTRONICS AMERICA, INC.
i
150 River Oaks Pkwy
i
San Jose, CA 95134
i
Tel: (408) 922-0200
i
Fax: (408) 922-0238
7