欢迎访问ic37.com |
会员登录 免费注册
发布采购

M52D32162A-7.5BG 参数 Datasheet PDF下载

M52D32162A-7.5BG图片预览
型号: M52D32162A-7.5BG
PDF下载: 下载PDF文件 查看货源
内容描述: 1米x 16Bit的X 2Banks同步DRAM [1M x 16Bit x 2Banks Synchronous DRAM]
分类和应用: 动态存储器
文件页数/大小: 30 页 / 768 K
品牌: ESMT [ ELITE SEMICONDUCTOR MEMORY TECHNOLOGY INC. ]
 浏览型号M52D32162A-7.5BG的Datasheet PDF文件第1页浏览型号M52D32162A-7.5BG的Datasheet PDF文件第2页浏览型号M52D32162A-7.5BG的Datasheet PDF文件第3页浏览型号M52D32162A-7.5BG的Datasheet PDF文件第4页浏览型号M52D32162A-7.5BG的Datasheet PDF文件第6页浏览型号M52D32162A-7.5BG的Datasheet PDF文件第7页浏览型号M52D32162A-7.5BG的Datasheet PDF文件第8页浏览型号M52D32162A-7.5BG的Datasheet PDF文件第9页  
ESMT
DC CHARACTERISTICS
(Recommended operating condition unless otherwise noted, T
A
= 0
°C
~ 70
°C
)
Parameter
Operating Current
(One Bank Active)
Precharge Standby
Current in power-down
mode
Precharge Standby
Current in non
power-down mode
Symbol
Test Condition
CAS
Latency
M52D32162A
Version
-7.5
55
0.3
0.2
3
-10
35
Unit Note
I
CC1
I
CC2P
I
CC2PS
I
CC2N
Burst Length = 1
t
RC
t
RC
(min), t
CC
t
CC
(min), I
OL
= 0mA
CKE
V
IL
(max), t
CC
=15ns
CKE
V
IL
(max), CLK
V
IL
(max), t
CC
=
CKE
V
IH
(min), CS
V
IH
(min), t
CC
=15ns
Input signals are changed one time during 30ns
CKE
V
IH
(min), CLK
V
IL
(max), t
CC
=
Input signals are stable
CKE
V
IL
(max), t
CC
=15ns
CKE
V
IL
(max), CLK
V
IL
(max), t
CC
=
CKE
V
IH
(min), CS
V
IH
(min), t
CC
=15ns
Input signals are changed one time during 30ns
CKE
V
IH
(min), CLK
V
IL
(max), t
CC
=
Input signals are stable
I
OL
= 0Ma, Page Burst
All Band Activated, tCCD = tCCD (min)
t
RC
t
RC
(min)
TCSR range
mA
mA
mA
mA
1
I
CC2NS
Active Standby Current
in power-down mode
Active Standby Current
in non power-down
mode
(One Bank Active)
Operating Current
(Burst Mode)
Refresh Current
I
CC3P
I
CC3PS
I
CC3N
I
CC3NS
1
1.5
1
10
2.5
70
40
45
180
160
10
60
40
70
200
180
mA
mA
mA
mA
mA
1
I
CC4
I
CC5
mA
2
°C
Self Refresh Current
I
CC6
CKE
0.2V
2 Banks
1 Bank
uA
uA
Deep Power Down
Current
I
CC7
CKE
0.2V
Note:
1.Measured with outputs open. Addresses are changed only one time during t
CC
(min).
2.Refresh period is 64ms. Addresses are changed only one time during t
CC
(min).
Elite Semiconductor Memory Technology Inc.
Publication Date
:
May. 2007
Revision
:
1.4
5/30