欢迎访问ic37.com |
会员登录 免费注册
发布采购

EM6A9320_06 参数 Datasheet PDF下载

EM6A9320_06图片预览
型号: EM6A9320_06
PDF下载: 下载PDF文件 查看货源
内容描述: 4M ×32 DDR SDRAM [4M x 32 DDR SDRAM]
分类和应用: 动态存储器双倍数据速率
文件页数/大小: 17 页 / 363 K
品牌: ETRON [ ETRON TECHNOLOGY, INC. ]
 浏览型号EM6A9320_06的Datasheet PDF文件第8页浏览型号EM6A9320_06的Datasheet PDF文件第9页浏览型号EM6A9320_06的Datasheet PDF文件第10页浏览型号EM6A9320_06的Datasheet PDF文件第11页浏览型号EM6A9320_06的Datasheet PDF文件第13页浏览型号EM6A9320_06的Datasheet PDF文件第14页浏览型号EM6A9320_06的Datasheet PDF文件第15页浏览型号EM6A9320_06的Datasheet PDF文件第16页  
EtronTech
Symbol
Parameter
4Mx32 DDR SDRAM
3.6
Min
Max
4.0
Min Max
5.0
Min
Max
Unit
EM6A9320
10
10
10
0.55
0.55
0.7
0.7
0.45
1.1
0.6
1.15
-
-
0.6
0.6
0.6
-
-
-
-
-
t
CK
t
CH
t
CL
t
DQSCK
t
AC
t
DQSQ
t
RPRE
t
RPST
t
DQSS
t
WPRES
t
WPREH
t
WPST
t
DQSH
t
DQSL
t
IS
t
IH
t
DS
t
DH
t
HP
t
QH
t
RC
t
RFC
t
RAS
t
RCDRD
t
RCDWR
t
RP
t
RRD
tw
R
t
CDLR
t
CCD
t
MRD
t
DAL
t
XSA
t
PDEX
t
REF
Clock cycle time
Clock high level width
Clock low level width
CL = 3
CL = 4
CL = 5
3.6
3.6
3.6
0.45
0.45
-0.6
-0.6
-
0.9
0.4
0.85
0
0.35
0.4
0.4
0.4
0.9
0.9
0.4
0.4
tCLMIN
or
tCHMIN
10
10
5
0.55
0.55
0.6
0.6
0.4
1.1
0.6
1.15
-
-
0.6
0.6
0.6
-
-
-
-
-
4
4
4
0.45
0.45
-0.7
-0.7
-
0.9
0.4
0.85
0
0.35
0.4
0.4
0.4
0.9
0.9
0.45
0.45
tCLMIN
or
tCHMIN
10
10
5
0.55
0.55
0.7
0.7
0.4
1.1
0.6
1.15
-
-
0.6
0.6
0.6
-
-
-
-
-
5
5
5
0.45
0.45
-0.7
-0.7
-
0.9
0.4
0.85
0
0.35
0.4
0.4
0.4
1.0
1.0
0.5
0.5
tCLMIN
or
tCHMIN
ns
t
CK
t
CK
ns
ns
ns
t
CK
t
CK
t
CK
ns
ns
t
CK
t
CK
t
CK
ns
ns
ns
ns
ns
ns
t
CK
t
CK
t
CK
t
CK
t
CK
t
CK
t
CK
t
CK
t
CK
t
CK
t
CK
t
CK
t
CK
ns
us
DQS-out access time from CK,CK#
Output access time from CK,CK#
DQS-DQ Skew
Read preamble
Read postamble
CK to valid DQS-in
DQS-in setup time
DQS-in hold time
DQS write postamble
DQS in high level pulse width
DQS in low level pulse width
Address and Control input setup time
Address and Control input hold time
DQ & DM setup time to DQS
DQ & DM hold time to DQS
Clock half period
Output DQS valid window
Row cycle time
Refresh row cycle time
Row active time
RAS# to CAS# Delay in Read
RAS# to CAS# Delay in Write
Row precharge time
Row active to Row active delay
Write recovery time
Last data in to Read command
Col. Address to Col. Address delay
Mode register set cycle time
Auto precharge write recovery + Precharge
Self refresh exit to read command delay
tHP -
0.4
16
18
11
5
3
3
3
3
2
1
1
9
200
tIS +
2tCK
-
-
-
100K
-
-
-
-
-
-
-
-
-
-
-
7.8
tHP -
0.45
15
17
10
5
3
3
3
3
2
1
2
8
200
tIS +
2tCK
-
-
tHP -
0.5
12
14
8
4
2
3
2
2
2
1
2
7
200
tIS +
2tCK
-
-
-
100K
-
-
-
-
-
-
-
-
-
-
-
-
100K
-
-
-
-
-
-
-
-
-
-
-
7.8
Power down exit time
Refresh interval time
-
7.8
12
Rev 0.6
May. 2006