欢迎访问ic37.com |
会员登录 免费注册
发布采购

XRT73LC04AIV 参数 Datasheet PDF下载

XRT73LC04AIV图片预览
型号: XRT73LC04AIV
PDF下载: 下载PDF文件 查看货源
内容描述: 4路DS3 / E3 / STS - 1线路接口单元 [4 CHANNEL DS3/E3/STS-1 LINE INTERFACE UNIT]
分类和应用: 数字传输接口电信集成电路电信电路PC
文件页数/大小: 64 页 / 726 K
品牌: EXAR [ EXAR CORPORATION ]
 浏览型号XRT73LC04AIV的Datasheet PDF文件第27页浏览型号XRT73LC04AIV的Datasheet PDF文件第28页浏览型号XRT73LC04AIV的Datasheet PDF文件第29页浏览型号XRT73LC04AIV的Datasheet PDF文件第30页浏览型号XRT73LC04AIV的Datasheet PDF文件第32页浏览型号XRT73LC04AIV的Datasheet PDF文件第33页浏览型号XRT73LC04AIV的Datasheet PDF文件第34页浏览型号XRT73LC04AIV的Datasheet PDF文件第35页  
XRT73LC04A
4 CHANNEL DS3/E3/STS-1 LINE INTERFACE UNIT
REV. 1.0.1
T
ABLE
2: H
EXADECIMAL
A
DDRESSES AND
B
IT
F
ORMATS OF
XRT73LC04A C
OMMAND
R
EGISTERS
R
EGISTER
B
IT
-F
ORMAT
ADDRESS
COMMAND
REGISTER
TYPE
D4
C
HANNEL
3
0x18
0x19
0x1A
0x1B
0x1C
0x1D
0x1E
0x1F
CR0-3
CR1-3
CR2-3
CR3-3
CR4-3
CR5-3
CR6-3
CR7-3
RO
R/W
R/W
R/W
R/W
R/W
R/W
R/W
RLOL_3
TxOFF_3
Reserved
(SR/DR)_3
Reserved
Reserved
Reserved
Reserved
RLOS_3
TAOS_3
Reserved
LOSMUT_3
STS-1/DS3_3
Reserved
Reserved
Reserved
ALOS_3
TxClkINV_3
ALOSDIS_3
RxOFF
E3_3
Reserved
Reserved
Reserved
DLOS_3
TxLEV_3
DLOSDIS_3
RxClk_3INV
LLB_3
Reserved
Reserved
Reserved
DMO_3
Reserved
REQEN_3
Reserved
RLB_3
Reserved
Reserved
Reserved
D3
D2
D1
D0
Address:
The register addresses are presented in the
Hexa-
decimal
format.
Type:
The Command Registers are either Read-Only (RO)
type of registers or Read/Write (R/W) type of regis-
ters.
The default value for each of the bit-fields within these reg-
isters is "0".
a. Operating in the Hardware Mode.
In order to configure individual Channels into the ap-
propriate mode, set the E3_(n), and the STS-1/
DS3_(n) input pins (where n = 0, 1, 2, or 3) to the ap-
propriate logic states, as presented below inTable 3.
T
ABLE
3: S
ELECTING THE
D
ATA
R
ATE FOR
C
HANNEL
(n)
VIA THE
E3_(n)
AND
STS-1/DS3_(n)
INPUT PINS
(H
ARDWARE
M
ODE
)
D
ATA
R
ATE
E3 (34.368 Mbps)
DS3 (44.736 Mbps)
STS-1 (51.84 Mbps)
S
TATE OF
E3_
(n)
P
IN
1
0
0
S
TATE OF
STS-1/DS3_
(n)
P
IN
X (Don’t Care)
0
1
M
ODE OF
B3ZS/HDB3 E
NCODER
/
D
ECODER
B
LOCKS
HDB3
B3ZS
B3ZS
b. Operating in the HOST Mode.
To configure a Channel into the appropriate mode,
write the appropriate values into the STS-1/DS3_(n)
and E3_(n) bit-fields within the Command Register
CR4-(n), as illustrated below (refer to Table 2 for the
correct address for each channel).
COMMAND REGISTER, CR4-(n)
D4
X
x
D3
STS-1/(DS3)_(n))
x
D2
E3_(n)
x
D1
D0
selected data rates.
T
ABLE
4: S
ELECTING THE
D
ATA
R
ATE FOR
C
HANNEL
(n)
VIA THE
STS-1/DS3_(n)
AND THE
E3_(n)
BIT
-
FIELDS
WITHIN THE
A
PPROPRIATE
C
OMMAND
R
EGISTER
(HOST
M
ODE
)
S
ELECTED
D
ATA
R
ATE
E3
DS3
STS-1
STS-1/DS3_
(n)
(D3)
X (Don’t Care)
0
1
E3_
(n)
(D2)
1
0
0
LLB_(n) RLB_(n)
x
x
27