欢迎访问ic37.com |
会员登录 免费注册
发布采购

MC68HRC98JK3ECDW 参数 Datasheet PDF下载

MC68HRC98JK3ECDW图片预览
型号: MC68HRC98JK3ECDW
PDF下载: 下载PDF文件 查看货源
内容描述: 微控制器 [Microcontrollers]
分类和应用: 微控制器
文件页数/大小: 180 页 / 2425 K
品牌: FREESCALE [ FREESCALE SEMICONDUCTOR, INC ]
 浏览型号MC68HRC98JK3ECDW的Datasheet PDF文件第37页浏览型号MC68HRC98JK3ECDW的Datasheet PDF文件第38页浏览型号MC68HRC98JK3ECDW的Datasheet PDF文件第39页浏览型号MC68HRC98JK3ECDW的Datasheet PDF文件第40页浏览型号MC68HRC98JK3ECDW的Datasheet PDF文件第42页浏览型号MC68HRC98JK3ECDW的Datasheet PDF文件第43页浏览型号MC68HRC98JK3ECDW的Datasheet PDF文件第44页浏览型号MC68HRC98JK3ECDW的Datasheet PDF文件第45页  
Arithmetic/Logic Unit (ALU)
Z — Zero Flag
The CPU sets the zero flag when an arithmetic operation, logic operation, or data manipulation
produces a result of $00.
1 = Zero result
0 = Non-zero result
C — Carry/Borrow Flag
The CPU sets the carry/borrow flag when an addition operation produces a carry out of bit 7 of the
accumulator or when a subtraction operation requires a borrow. Some instructions — such as bit test
and branch, shift, and rotate — also clear or set the carry/borrow flag.
1 = Carry out of bit 7
0 = No carry out of bit 7
4.4 Arithmetic/Logic Unit (ALU)
The ALU performs the arithmetic and logic operations defined by the instruction set.
Refer to the
CPU08 Reference Manual
(document order number CPU08RM/AD) for a description of the
instructions and addressing modes and more detail about the architecture of the CPU.
4.5 Low-Power Modes
The WAIT and STOP instructions put the MCU in low power-consumption standby modes.
4.5.1 Wait Mode
The WAIT instruction:
• Clears the interrupt mask (I bit) in the condition code register, enabling interrupts. After exit from
wait mode by interrupt, the I bit remains clear. After exit by reset, the I bit is set.
• Disables the CPU clock
4.5.2 Stop Mode
The STOP instruction:
• Clears the interrupt mask (I bit) in the condition code register, enabling external interrupts. After
exit from stop mode by external interrupt, the I bit remains clear. After exit by reset, the I bit is set.
• Disables the CPU clock
After exiting stop mode, the CPU clock begins running after the oscillator stabilization delay.
4.6 CPU During Break Interrupts
If a break module is present on the MCU, the CPU starts a break interrupt by:
• Loading the instruction register with the SWI instruction
• Loading the program counter with $FFFC:$FFFD or with $FEFC:$FEFD in monitor mode
The break interrupt begins after completion of the CPU instruction in progress. If the break address
register match occurs on the last cycle of a CPU instruction, the break interrupt begins immediately.
A return-from-interrupt instruction (RTI) in the break routine ends the break interrupt and returns the MCU
to normal operation if the break interrupt has been deasserted.
MC68HC908JL3E Family Data Sheet, Rev. 4
Freescale Semiconductor
41