欢迎访问ic37.com |
会员登录 免费注册
发布采购

MC68HC11F1CPU4 参数 Datasheet PDF下载

MC68HC11F1CPU4图片预览
型号: MC68HC11F1CPU4
PDF下载: 下载PDF文件 查看货源
内容描述: MC68HC11F1技术参数 [MC68HC11F1 Technical Data]
分类和应用: 外围集成电路装置微控制器可编程只读存储器电动程控只读存储器电可擦编程只读存储器时钟
文件页数/大小: 158 页 / 3927 K
品牌: FREESCALE [ Freescale ]
 浏览型号MC68HC11F1CPU4的Datasheet PDF文件第36页浏览型号MC68HC11F1CPU4的Datasheet PDF文件第37页浏览型号MC68HC11F1CPU4的Datasheet PDF文件第38页浏览型号MC68HC11F1CPU4的Datasheet PDF文件第39页浏览型号MC68HC11F1CPU4的Datasheet PDF文件第41页浏览型号MC68HC11F1CPU4的Datasheet PDF文件第42页浏览型号MC68HC11F1CPU4的Datasheet PDF文件第43页浏览型号MC68HC11F1CPU4的Datasheet PDF文件第44页  
Freescale Semiconductor, Inc.  
The bootstrap ROM contains a small program which initializes the SCI and allows the  
user to download a program of up to 1024 bytes into on-chip RAM. After a four-char-  
acter delay, or after receiving the character for address $03FF, control passes to the  
loaded program at $0000. An external pull-up resistor is required when using the SCI  
transmitter pin (TxD) because port D pins are configured for wired-OR operation by  
the bootloader. In bootstrap mode, the interrupt vectors point to RAM. This allows the  
use of interrupts through a jump table. Refer to Freescale application note AN1060,  
M68HC11 Bootstrap Mode.  
4.2 On-Chip Memory  
The MC68HC11F1 contains 1024 bytes of on-chip RAM and 512 bytes of EEPROM.  
The bootloader ROM occupies 256 bytes. The CONFIG register is implemented as a  
separate EEPROM byte.  
4.2.1 Mapping Allocations  
Memory locations for on-chip resources are the same for both expanded and single-  
chip modes. The 96-byte register block originates at $1000 after reset and can be  
placed at any other 4-Kbyte boundary ($x000) after reset by writing an appropriate val-  
ue to the INIT register. Refer to Figure 4-1, which illustrates the memory map.  
The on-board 1024-byte RAM is initially located at $0000 after reset. If RAM and reg-  
isters are both mapped to the same 4-Kbyte boundary, the first 96 bytes of RAM are  
inaccessible (registers have higher priority). Remapping is accomplished by writing  
appropriate values to the INIT register.  
The 512-byte EEPROM array is initially located at $FE00 after reset when EEPROM  
is enabled in the memory map by the CONFIG register. In expanded and special test  
modes EEPROM can be placed at any other 4-Kbyte boundary ($xE00) by program-  
ming bits EE[3:0] in the CONFIG register to an appropriate value. In single-chip and  
bootstrap modes the EEPROM is forced on and cannot be remapped.  
In special bootstrap mode, a bootloader ROM is enabled at locations $BF00–$BFFF.  
The vectors for special bootstrap mode are contained in the bootloader program. The  
boot ROM fills 256 bytes of the memory map even though not all locations are used.  
OPERATING MODES AND ON-CHIP MEMORY  
MC68HC11F1  
4-2  
TECHNICAL DATA  
For More Information On This Product,  
Go to: www.freescale.com