欢迎访问ic37.com |
会员登录 免费注册
发布采购

MC9RS08KA4CTG 参数 Datasheet PDF下载

MC9RS08KA4CTG图片预览
型号: MC9RS08KA4CTG
PDF下载: 下载PDF文件 查看货源
内容描述: MCU框图 [MCU Block Diagram]
分类和应用: 外围集成电路光电二极管时钟
文件页数/大小: 42 页 / 951 K
品牌: FREESCALE [ FREESCALE SEMICONDUCTOR, INC ]
 浏览型号MC9RS08KA4CTG的Datasheet PDF文件第3页浏览型号MC9RS08KA4CTG的Datasheet PDF文件第4页浏览型号MC9RS08KA4CTG的Datasheet PDF文件第5页浏览型号MC9RS08KA4CTG的Datasheet PDF文件第6页浏览型号MC9RS08KA4CTG的Datasheet PDF文件第8页浏览型号MC9RS08KA4CTG的Datasheet PDF文件第9页浏览型号MC9RS08KA4CTG的Datasheet PDF文件第10页浏览型号MC9RS08KA4CTG的Datasheet PDF文件第11页  
Electrical Characteristics
Table 4. Thermal Characteristics (continued)
Rating
Thermal resistance 16-pin TSSOP
Thermal resistance 20-pin PDIP
Thermal resistance 20-pin SOIC
Symbol
θ
JA
θ
JA
θ
JA
Value
75
75
96
Unit
°C/W
°C/W
°C/W
The average chip-junction temperature (TJ) in
°C
can be obtained from:
T
J
= T
A
+ (P
D
× θ
JA
)
Eqn. 1
where:
T
A
= Ambient temperature,
°C
θ
JA
= Package thermal resistance, junction-to-ambient,
°C
/W
P
D
= P
int
+
P
I/O
P
int
= I
DD
×
V
DD
, Watts chip internal power
P
I/O
= Power dissipation on input and output pins user determined
For most applications, P
I/O
<< P
int
and can be neglected. An approximate relationship between PD and TJ
(if P
I/O
is neglected) is:
P
D
= K
÷
(T
J
+ 273°C)
Eqn. 2
Solving
and
for K gives:
K = P
D
×
(T
A
+ 273°C) +
θ
JA
×
(PD)
2
Eqn. 3
where K is a constant pertaining to the particular part. K can be determined from
by measuring
P
D
(at equilibrium) for a known T
A
. Using this value of K, the values of P
D
and T
J
can be obtained by
solving equations 1 and 2 iteratively for any value of T
A
.
3.5
ESD Protection and Latch-Up Immunity
Although damage from electrostatic discharge (ESD) is much less common on these devices than on early
CMOS circuits, normal handling precautions must be used to avoid exposure to static discharge.
Qualification tests are performed to ensure that these devices can withstand exposure to reasonable levels
of static without suffering any permanent damage.
All ESD testing is in conformity with AEC-Q100 Stress Test Qualification for Automotive Grade
Integrated Circuits. During the device qualification ESD stresses were performed for the human body
model (HBM), the machine model (MM) and the charge device model (CDM).
A device is defined as a failure if after exposure to ESD pulses the device no longer meets the device
specification. Complete DC parametric and functional testing is performed per the applicable device
specification at room temperature followed by hot temperature, unless specified otherwise in the device
specification.
MC9RS08KA8 Series MCU Data Sheet, Rev. 4
Freescale Semiconductor
7