欢迎访问ic37.com |
会员登录 免费注册
发布采购

MBM29F800TA-90PFTR 参数 Datasheet PDF下载

MBM29F800TA-90PFTR图片预览
型号: MBM29F800TA-90PFTR
PDF下载: 下载PDF文件 查看货源
内容描述: 8M ( 1M ×8 / 512K ×16 )位 [8M (1M X 8/512K X 16) BIT]
分类和应用: 闪存存储内存集成电路光电二极管
文件页数/大小: 48 页 / 516 K
品牌: FUJITSU [ FUJITSU ]
 浏览型号MBM29F800TA-90PFTR的Datasheet PDF文件第7页浏览型号MBM29F800TA-90PFTR的Datasheet PDF文件第8页浏览型号MBM29F800TA-90PFTR的Datasheet PDF文件第9页浏览型号MBM29F800TA-90PFTR的Datasheet PDF文件第10页浏览型号MBM29F800TA-90PFTR的Datasheet PDF文件第12页浏览型号MBM29F800TA-90PFTR的Datasheet PDF文件第13页浏览型号MBM29F800TA-90PFTR的Datasheet PDF文件第14页浏览型号MBM29F800TA-90PFTR的Datasheet PDF文件第15页  
MBM29F800TA-55/-70/-90/MBM29F800BA-55/-70/-90  
Table 4 .1 MBM29F800TA/BA Sector Protection Verify Autoselect Codes  
Code  
Type  
Manufacture’s Code  
A12 to A18  
A6  
A1  
A0  
A-1*1  
(HEX)  
X
VIL  
VIL  
VIL  
VIL  
VIL  
X
04H  
Byte  
Word  
Byte  
D6H  
MBM29F800TA  
MBM29F800BA  
X
X
VIL  
VIL  
VIH  
22D6H  
58H  
Device Code  
VIL  
X
VIL  
VIL  
VIL  
VIH  
VIH  
VIL  
Word  
2258H  
Sector  
Addresses  
01H*2  
Sector Protection  
VIL  
*1: A-1 is for Byte mode.  
*2: Outputs 01H at protected sector addresses and outputs 00H at unprotected sector addresses.  
Table 4 .2 Expanded Autoselect Code Table  
DQ15 DQ14 DQ13 DQ12 DQ11 DQ10 DQ9 DQ8 DQ7 DQ6 DQ5 DQ4 DQ3 DQ2 DQ1 DQ0  
Type  
Code  
04H A-1/0  
(B) D6H A-1 HI-Z HI-Z HI-Z HI-Z HI-Z HI-Z HI-Z 1  
Manufacture’s Code  
0
0
0
0
0
0
0
0
0
1
1
1
1
0
0
0
0
0
0
0
0
1
1
1
1
0
0
0
0
1
1
0
1
1
1
0
0
0
0
1
1
0
0
0
0
0
0
0
0
1
MBM29F800TA  
22D6H  
(W)  
0
0
1
0
0
0
1
0
1
Device  
Code  
(B) 58H A-1 HI-Z HI-Z HI-Z HI-Z HI-Z HI-Z HI-Z 0  
MBM29F800BA  
2258H  
(W)  
0
0
0
1
0
0
0
0
0
0
0
1
0
0
0
0
0
Sector Protection  
01H A-1/0  
(B): Byte mode  
(W): Word mode  
Write  
Device erasure and programming are accomplished via the command register. The contents of the register serve  
as inputs to the internal state machine. The state machine outputs dictate the function of the device.  
The command register itself does not occupy any addressable memory location. The register is a latch used to  
store the commands, along with the address and data information needed to execute the command. The  
command register is written by bringing WE to VIL, while CE is at VIL and OE is at VIH. Addresses are latched on  
the falling edge of WE or CE, whichever happens later; while data is latched on the rising edge of WE or CE,  
whichever happens first. Standard microprocessor write timings are used.  
Refer to AC Write Characteristics and the Erase/Programming Waveforms for specific timing parameters.  
Sector Protection  
The MBM29F800TA/BA features hardware sector protection. This feature will disable both program and erase  
operations in any number of sectors (0 through 18). The sector protection feature is enabled using programming  
equipment at the user’s site. The device is shipped with all sectors unprotected.  
11