NJ8821
ELECTRICAL CHARACTERISTICS AT V
DD
= 5V
Test conditions unless otherwise stated:
V
DD
–V
SS
=5V
±0·5V.
Temperature range NJ8821 BA: –30°C to +70°C; NJ8821MA: –40°C to +85°C
DC Characteristics
Characteristic
Min.
Supply current
OUTPUT LEVELS
Modulus Control Output (MC)
High level
Low level
Lock Detect Output (LD)
Low level
Open drain pull-up voltage
PDB Output
High level
Low level
3-state leakage current
INPUT LEVELS
Data Inputs (D0-D3)
High level
Low level
Program Enable Input (PE)
High level
Low level
Data Select Inputs (DS0-DS2)
High level
Low level
AC Characteristics
Characteristic
Min.
F
IN
and OSC IN input level
Max. operating frequency, f
F
IN
and f
osc
Propagation delay, clock to MC
Strobe pulse width, t
W(ST)
Data set-up time, t
DS
Data hold time, t
DH
Latch address set-up time, t
SE
Latch address hold time, t
HE
Digital phase detector propagation delay
Gain programming resistor, RB
Hold capacitor, CH
Output resistance, PDA
Digital phase detector gain
200
10·6
30
2
1
1
1
1
500
5
1
5
0·4
50
Value
Typ.
Max.
Units
Conditions
Value
Typ.
3·5
0·7
Max.
5·5
1·5
mA
mA
Units
Conditions
f
osc
, f
F
IN
= 10MHz
f
osc
, f
F
IN
= 1·0MHz
0 to 5V
square
wave
4·6
0·4
0·4
7
4·6
0·4
±0·1
V
V
V
V
V
V
µA
I
SOURCE
= 1mA
I
SINK
= 1mA
I
SINK
= 4mA
I
SOURCE
= 5mA
I
SINK
= 5mA
4·25
0·4
4·25
0·75
4·25
0·75
V
V
V
V
V
V
TTL compatible
See note 1
mVRMS 10MHz AC-coupled sinewave
MHz
Input squarewave V
DD
to V
SS
,
See note 4.
ns
See note 2.
µs
µs
See Fig. 6
µs
µs
µs
ns
See note 3.
kΩ
nF
kΩ
V/Rad
NOTES
1. Data inputs have internal pull-up resistors to enable them to be driven from TTL outputs.
2. All counters have outputs directly synchronous with their respective clock rising edges.
3. The finite output resistance of the internal voltage follower and ‘on’ resistance of the sample switch driving this pin will add a finite time constant
to the loop. An external 1nF hold capacitor will give a maximum time constant of 5µs, typically.
4. Operation at up to 15MHz is possible with a full logic swing but is not guaranteed.
2