GL824/GL824C USB 2.0 On-The-Go Controller
22 ID
I
54 DIOW_
55 DMARQ
56 CS1
O
I
86 SA8
O
O
O
O
O
O
O
118 TXD
119 PIO5
120 I2CK
121 I2CD
122 GPIO8
123 VSSA
124 VSEL
O
B
O
B
B
P
I
23 VSS
P
I
87 BA1/RSTS
88 SA9
24 VBUS
25 RREF
26 AGND3
27 AVDD3
28 DGND1
29 AGND1
30 DP
O
B
B
B
B
B
B
B
B
B
P
P
P
P
B
B
P
57 DD15
58 DD0
89 BA0/WSTS
90 SA11
59 DD14
60 DD1
91 SA12
92 CKE
61 DD13
62 DD2
93 RAS_/RE_
94 CKO
O/I 125 VBAT
126 VDDA
O/I 127 BSYNC
128 DREQ
I
O
P
B
B
31 DM
63 DD12
64 DD3
95 CAS_/CS_
96 DQM
32 AVDD1
O
3.3 Pin Descriptions
Table 3.3 – GL824 208 Pin Descriptions
USB Interface
Pin Name
Pin#
Type
Description
B
(pu)
B
(pu)
B
(pu)
B
(pd)
B
(pd)
O
(pd)
B
(pd)
B
(pd)
B
(pd)
B
GPIO5(ISP)
1
General Purpose I/O 5 (In System Programming)
General Purpose I/O 6
GPIO6
GPIO7
BYYNC
DREQ
DCLK
SDATA
SSICLK
SSIDI
2
3
General Purpose I/O 7
4
Byte synchronization signal (for MP3 decoder I/F)
Data request input (for MP3 decoder I/F)
Serial output data bus clock (for MP3 decoder I/F)
Serial output data (for MP3 decoder I/F)
Synchronous Serial Clock Output
5
6
7
8
9
Synchronous Serial data input
SSIDO
10
Synchronous Serial data output
(pd)
DRVVBUS
ID
34
36
39
40
48
O
I
Drive VBUS on control output pin
ID
VBUS
RREF
DP
I
VBUS
B
B
B
Reference resistor
USB D+
USB D-
DM
49
58~61,
198~201
B
(pd)
I
PIO1~8
Programmable I/O #1~#8
Test pin
Test
62
(pd)
©2000-2006 Genesys Logic Inc. - All rights reserved.
Page 16
GENESYS [ GENESYS LOGIC ]
