GL850A USB 2.0 Low-Power HUB Controller
15 DP2
16 NC
B
-
31 DM4
32 DP4
B
B
47 DVDD
GREEN2/
EE_DO
P
63 AVDD
64 AVDD
P
P
48
B
3.3 Pin Descriptions
Table 3.3 - Pin Descriptions
USB Interface
GL850A
Pin Name
I/O Type
Description
48Pin# 64 Pin#
DM0,DP0
DM1,DP1
DM2,DP2
3,4
5,6
3,4
B
B
B
B
B
USB signals for USPORT
USB signals for DSPORT1
USB signals for DSPORT2
USB signals for DSPORT3
USB signals for DSPORT4
8,9
9,10
14,15
25,26
31,32
DM3,DP3 18,19
DM4,DP4 22,23
A 680Ω resister must be connected between RREF and
analog ground (AGND).
RREF
11
17
B
Note: USB signals must be carefully handled in PCB routing. For detailed information, please refer to
GL850A Design Guideline.
HUB Interface
GL850A
Pin Name
I/O Type
Description
48Pin# 64 Pin#
Active low. Over current indicator for DSPORT1~4
OVCUR1# is the only over current flag for GANG
mode.
56,54,
42,40
I
(pu)
OVCUR1#~4
PWREN1#~4
41
Active low. Power enable output for DSPORT1~4
PWREN1# is the only power-enable output for GANG
mode.
57,55,
43,41
42
O
1,3,4: O
2: B
(pd)
O
Green LED indicator for DSPORT1~4
*GREEN[1~2] are also used to access the external EEPROM
For detailed information, please refer to Chapter 5.
45,35,
31,24
60,48,
44,34
GREEN1~4
AMBER1~4
46,36,
32,25
61,49,
45,35
Amber LED indicator for DSPORT1~4
*Amber[1~2] are also used to access the external EEPROM
(pd)
Used to access the external EEPROM.
EE_CS/
EE_DI
-
-
I
I
For detailed information, please refer to Chapter 5.
0: GL850A is bus-powered.
1: GL850A is self-powered.
PSELF
37
50
This pin is default put in input mode after power-on
reset. Individual/gang mode is strapped during this
period. After the strapping period, this pin will be set to
PGANG/
SUSPND
40
53
B
©2000-2007 Genesys Logic Inc. - All rights reserved.
Page 12
GENESYS [ GENESYS LOGIC ]
