欢迎访问ic37.com |
会员登录 免费注册
发布采购

HMN2568D-85 参数 Datasheet PDF下载

HMN2568D-85图片预览
型号: HMN2568D-85
PDF下载: 下载PDF文件 查看货源
内容描述: 非易失性SRAM模块的2Mbit ( 256K ×8位) , 32引脚DIP, 5V [Non-Volatile SRAM MODULE 2Mbit (256K x 8-Bit), 32Pin-DIP, 5V]
分类和应用: 静态存储器
文件页数/大小: 9 页 / 184 K
品牌: HANBIT [ HANBIT ELECTRONICS CO.,LTD ]
 浏览型号HMN2568D-85的Datasheet PDF文件第1页浏览型号HMN2568D-85的Datasheet PDF文件第2页浏览型号HMN2568D-85的Datasheet PDF文件第3页浏览型号HMN2568D-85的Datasheet PDF文件第4页浏览型号HMN2568D-85的Datasheet PDF文件第5页浏览型号HMN2568D-85的Datasheet PDF文件第7页浏览型号HMN2568D-85的Datasheet PDF文件第8页浏览型号HMN2568D-85的Datasheet PDF文件第9页  
HANBit
POWER-DOWN/POWER-UP CYCLE
(T
A
= T
OPR,
V
CC
=5V)
PARAMETER
V
CC
slew, 4.75 to 4.25V
V
CC
slew, 4.75 to V
SO
V
CC
slew, V
SO
to V
PFD
(max)
SYMBOL
t
PF
t
FS
t
PU
Time during which SRAM
Chip enable recovery time
Data-retention time in
Absence of V
CC
t
CER
is write-protected after V
CC
passes V
PFD
on power-up.
t
DR
T
A
= 25℃
Delay after V
CC
slews
Write-protect time
t
WPT
down
past V
PFD
before SRAM is
Write-protected.
40
100
10
-
40
80
CONDITIONS
MIN
300
10
0
TYP.
-
-
-
HMN2568D
MAX
-
-
-
UNIT
120
ms
-
years
150
TIMING WAVEFORM
- Read Cycle (Address Access)*
1,2
t
RC
Address
t
ACC
t
OH
D
OUT
Previous Data Valid
Data Valid
- Read Cycle No.2 (/CE Access)
*1,3,4
/CE
t
ACE
t
CLZ
D
OUT
High-Z
t
RC
t
CHZ
High-Z
URL : www.hbe.co.kr
Rev. 0.0 (April, 2002)
6
HANBit Electronics Co.,Ltd