欢迎访问ic37.com |
会员登录 免费注册
发布采购

ICS501MLF 参数 Datasheet PDF下载

ICS501MLF图片预览
型号: ICS501MLF
PDF下载: 下载PDF文件 查看货源
内容描述: LOCO PLL时钟乘法器 [LOCO PLL CLOCK MULTIPLIER]
分类和应用: 晶体外围集成电路光电二极管时钟
文件页数/大小: 6 页 / 123 K
品牌: ICSI [ INTEGRATED CIRCUIT SOLUTION INC ]
 浏览型号ICS501MLF的Datasheet PDF文件第1页浏览型号ICS501MLF的Datasheet PDF文件第2页浏览型号ICS501MLF的Datasheet PDF文件第3页浏览型号ICS501MLF的Datasheet PDF文件第4页浏览型号ICS501MLF的Datasheet PDF文件第6页  
ICS501  
LOCO™PLL Clock Multiplier  
Parameter  
Symbol Conditions  
Pin 7  
Min.  
Typ.  
270  
4
Max.  
Units  
kΩ  
On-Chip Pull-up Resistor  
Input Capacitance, S1, S0, and OE  
Nominal Output Impedance  
Pins 4, 6, 7  
pF  
20  
AC Electrical Characteristics  
VDD = 5.0 V 5%, Ambient Temperature 0 to +70° C, unless stated otherwise  
Parameter  
Symbol  
Conditions  
Min. Typ. Max. Units  
Input Frequency, crystal input  
Input Frequency, clock input  
Output Frequency, VDD = 4.5 to 5.5 V  
F
5
27  
50  
MHz  
MHz  
MHz  
MHz  
MHz  
MHz  
ns  
IN  
IN  
F
2
F
F
0°C to +70°C  
13  
13  
13  
13  
160  
140  
100  
90  
OUT  
-40°C to +85°C  
0°C to +70°C  
Output Frequency, VDD = 3.0 to 3.6 V  
OUT  
-40°C to +85°C  
0.8 to 2.0 V, Note 1  
2.0 to 8.0 V, Note 1  
Output Clock Rise Time  
Output Clock Fall Time  
Output Clock Duty Cycle  
t
1
1
OR  
t
ns  
OF  
t
1.5 V, up to  
160 MHz  
45  
10  
49-51  
55  
%
OD  
PLL Bandwidth  
kHz  
ns  
Output Enable Time, OE high to  
output on  
50  
50  
Output Disable Time, OE low to  
tri-state  
ns  
ps  
ps  
Absolute Clock Period Jitter  
t
t
Deviation from  
mean  
+70  
25  
ja  
One Sigma Clock Period Jitter  
js  
Note 1: Measured with 15 pF load.  
MDS 501 K  
5
Revision 071304  
Integrated Circuit Systems 525 Race Street, San Jose, CA 95126 tel (408) 297-1201 www.icst.com