欢迎访问ic37.com |
会员登录 免费注册
发布采购

IDT7204L50TP 参数 Datasheet PDF下载

IDT7204L50TP图片预览
型号: IDT7204L50TP
PDF下载: 下载PDF文件 查看货源
内容描述: CMOS异步FIFO 2048× 9 , 4096 ×9 , 8192 ×9和16384 ×9 [CMOS ASYNCHRONOUS FIFO 2048 x 9, 4096 x 9, 8192 x 9 and 16384 x 9]
分类和应用: 存储内存集成电路光电二极管先进先出芯片时钟
文件页数/大小: 14 页 / 151 K
品牌: IDT [ INTEGRATED DEVICE TECHNOLOGY ]
 浏览型号IDT7204L50TP的Datasheet PDF文件第3页浏览型号IDT7204L50TP的Datasheet PDF文件第4页浏览型号IDT7204L50TP的Datasheet PDF文件第5页浏览型号IDT7204L50TP的Datasheet PDF文件第6页浏览型号IDT7204L50TP的Datasheet PDF文件第8页浏览型号IDT7204L50TP的Datasheet PDF文件第9页浏览型号IDT7204L50TP的Datasheet PDF文件第10页浏览型号IDT7204L50TP的Datasheet PDF文件第11页  
IDT7203/7204/7205/7206 CMOS ASYNCHRONOUS FIFO
2048 x 9, 4096 x 9, 8192 x 9 and 16384 x 9
MILITARY AND COMMERCIAL TEMPERATURE RANGES
Outputs:
FULL FLAG (
FF
)
— The Full Flag (
FF
) will go LOW, inhibiting
further write operations, when the device is full. If the read
pointer is not moved after Reset (
RS
), the Full Flag (
FF
) will go
LOW after 2048/4096/8192/16384 writes.
EMPTY FLAG (
EF
)
— The Empty Flag (
EF
) will go LOW,
inhibiting further read operations, when the read pointer is equal
to the write pointer, indicating that the device is empty.
EXPANSION OUT/HALF-FULL FLAG (
XO
/
HF
) —
This is a
dual-purpose output. In the single device mode, when Expan-
sion In (
XI
) is grounded, this output acts as an indication of a half-
full memory.
After half of the memory is filled, and at the falling edge of the
next write operation, the Half-Full Flag (
HF
) will be set to LOW
and will remain set until the difference between the write pointer
and read pointer is less than or equal to one half of the total
memory of the device. The Half-Full Flag (
HF
) is then reset by
the rising edge of the read operation.
In the Depth Expansion Mode, Expansion In (
XI
) is con-
nected to Expansion Out (
XO
) of the previous device. This
output acts as a signal to the next device in the Daisy Chain by
providing a pulse to the next device when the previous device
reaches the last location of memory. There will be an
XO
pulse
when the Write pointer reaches the last location of memory, and
an additional
XO
pulse when the Read pointer reaches the last
location of memory.
DATA OUTPUTS (Q
0
-Q
8
) —
Q
0
-Q
8
are data outputs for 9-
bit wide data. These outputs are in a high-impedance condition
whenever Read (
R
) is in a HIGH state.
t
RSC
t
RS
RS
t
RSS
W
t
RSR
t
RSS
R
t
EFL
EF
t
HFH
, t
FFH
HF FF
,
2661 drw 04
NOTE:
1.
W
and
R
= V
IH
around the rising edge of
RS
.
Figure 2. Reset
t
RC
t
A
R
t
RPW
t
RR
t
A
t
DV
DATA
OUT
VALID
t
WC
t
RHZ
DATA
OUT
VALID
t
RLZ
Q
0
–Q
8
t
WPW
W
t
WR
t
DS
D
0
–D
8
t
DH
DATA
IN
VALID
2661 drw 05
DATA
IN
VALID
Figure 3. Asynchronous Write and Read Operation
5.04
7