欢迎访问ic37.com |
会员登录 免费注册
发布采购

IDT72521L50J 参数 Datasheet PDF下载

IDT72521L50J图片预览
型号: IDT72521L50J
PDF下载: 下载PDF文件 查看货源
内容描述: 并行双向FIFO 512× 18 1024× 18 [PARALLEL BIDIRECTIONAL FIFO 512 x 18 & 1024 x 18]
分类和应用: 先进先出芯片
文件页数/大小: 28 页 / 438 K
品牌: IDT [ INTEGRATED DEVICE TECHNOLOGY ]
 浏览型号IDT72521L50J的Datasheet PDF文件第11页浏览型号IDT72521L50J的Datasheet PDF文件第12页浏览型号IDT72521L50J的Datasheet PDF文件第13页浏览型号IDT72521L50J的Datasheet PDF文件第14页浏览型号IDT72521L50J的Datasheet PDF文件第16页浏览型号IDT72521L50J的Datasheet PDF文件第17页浏览型号IDT72521L50J的Datasheet PDF文件第18页浏览型号IDT72521L50J的Datasheet PDF文件第19页  
IDT72511/IDT72521  
BIDIRECTIONAL FIRST-IN FIRST-OUT MEMORY  
MILITARY AND COMMERCIAL TEMPERATURE RANGES  
AC ELECTRICAL CHARACTERISTICS  
(Commercial: VCC = 5V ± 10%, TA = 0°C to + 70°C; Military: VCC = 5V ± 10%, TA = –55°C to + 125°C)  
(2)  
Commercial  
Military  
Com'l & Mil.  
IDT72511L50  
IDT72521L50  
IDT72511L25  
IDT72521L25  
IDT72511L35  
IDT72521L35  
IDT72521L40  
Timing  
Figure  
Symbol  
Parameter  
Min.  
Max.  
Min.  
Max.  
Min.  
Max.  
Min.  
Max.  
Unit  
RESET TIMING (Port A and Port B)  
t
t
t
t
t
RSC  
Reset cycle time  
Reset pulse width  
Reset set-up time  
Reset recovery time  
Reset to flag time  
35  
25  
25  
10  
35  
45  
35  
35  
10  
45  
50  
40  
40  
10  
50  
65  
50  
50  
15  
65  
ns  
ns  
ns  
ns  
ns  
9
9
9
9
9
RS  
RSS  
RSR  
RSF  
PORT A TIMING  
ta  
A
Port A access time  
5
25  
5
35  
5
40  
5
50  
ns  
ns  
12, 14, 15  
12, 15, 16  
taLZ  
taHZ  
taDV  
Read or write pulse  
LOW to data bus at  
Low-Z  
Read or write pulse  
HIGH to data bus at  
High- Z  
5
15  
5
20  
5
25  
5
30  
ns  
ns  
12, 14, 15, 16  
12, 14, 16  
Data valid from read  
pulse HIGH  
taRC  
taRPW  
taRR  
taS  
Read cycle time  
Read pulse width  
Read recovery time  
35  
25  
10  
5
45  
35  
10  
5
50  
40  
10  
5
65  
50  
15  
5
ns  
ns  
ns  
ns  
12  
12, 14, 15  
12  
CSA  
, A0  
, A  
1
, R/W  
A
set-  
10, 12, 16  
up time  
ta  
H
CS , A  
time  
A
0
, A  
1
, R/W  
A
hold  
5
5
5
5
ns  
10, 12  
taDS  
taDH  
Data set-up time  
Data hold time  
Write cycle time  
15  
0
18  
2
20  
5
30  
5
ns  
ns  
ns  
ns  
ns  
ns  
11, 12, 14, 15  
(1)  
11, 12, 14, 15  
taWC  
35  
25  
10  
25  
45  
35  
10  
35  
50  
40  
10  
40  
65  
50  
15  
50  
12  
11, 12, 14  
12  
taWPW  
taWR  
Write pulse width  
Write recovery time  
taWRCOM Write recovery time after  
a command  
11  
2668 tbl 21  
NOTE:  
1. The minimum data hold time is 5ns (10ns for the 80ns speed grade) when writing to the Command or Configuration registers.  
2. IDT72511 not available in military.  
5.32  
15