欢迎访问ic37.com |
会员登录 免费注册
发布采购

IDT72V3690L15PF 参数 Datasheet PDF下载

IDT72V3690L15PF图片预览
型号: IDT72V3690L15PF
PDF下载: 下载PDF文件 查看货源
内容描述: 3.3伏高密度SUPERSYNC ™ II 36位的FIFO [3.3 VOLT HIGH-DENSITY SUPERSYNC⑩ II 36-BIT FIFO]
分类和应用: 先进先出芯片
文件页数/大小: 36 页 / 563 K
品牌: IDT [ INTEGRATED DEVICE TECHNOLOGY ]
 浏览型号IDT72V3690L15PF的Datasheet PDF文件第3页浏览型号IDT72V3690L15PF的Datasheet PDF文件第4页浏览型号IDT72V3690L15PF的Datasheet PDF文件第5页浏览型号IDT72V3690L15PF的Datasheet PDF文件第6页浏览型号IDT72V3690L15PF的Datasheet PDF文件第8页浏览型号IDT72V3690L15PF的Datasheet PDF文件第9页浏览型号IDT72V3690L15PF的Datasheet PDF文件第10页浏览型号IDT72V3690L15PF的Datasheet PDF文件第11页  
IDT72V3640/50/60/70/80/90/110 3.3V HIGH DENSITY SUPERSYNC II
TM
36-BIT FIFO
1,024 x 36, 2,048 x 36, 4,096 x 36, 8,192 x 36, 16,384 x 36, 32,768 x 36, 65,536 x 36, 131,072 x 36
COMMERCIAL AND INDUSTRIAL
TEMPERATURE RANGES
AC ELECTRICAL CHARACTERISTICS
(1)
(Commercial: V
CC
= 3.3V ± 0.15V, T
A
= 0°C to +70°C;Industrial: V
CC
= 3.3V ± 0.15V, T
A
= -40°C to +85°C; JEDEC JESD8-A compliant)
Commercial
IDT72V3640L7.5
IDT72V3640L10
IDT72V3650L7.5
IDT72V3650L10
IDT72V3660L7.5
IDT72V3660L10
IDT72V3670L7.5
IDT72V3670L10
IDT72V3680L7.5
IDT72V3680L10
IDT72V3690L7.5
IDT72V3690L10
IDT72V36100L7.5
IDT72V36100L10
IDT72V36110L7.5
IDT72V36110L10
Symbol
f
S
t
A
t
CLK
t
CLKH
t
CLKL
t
DS
t
DH
t
ENS
t
ENH
t
LDS
t
LDH
t
RS
t
RSS
t
RSR
t
RSF
t
RTS
t
OLZ
t
OE
t
OHZ
t
WFF
t
REF
t
PAFA
t
PAFS
t
PAEA
t
PAES
t
HF
t
SKEW1
t
SKEW2
Parameter
Clock Cycle Frequency
Data Access Time
Clock Cycle Time
Clock High Time
Clock Low Time
Data Setup Time
Data Hold Time
Enable Setup Time
Enable Hold Time
Load Setup Time
Load Hold Time
Reset Pulse Width
(3)
Reset Setup Time
Reset Recovery Time
Reset to Flag and Output Time
Retransmit Setup Time
Output Enable to Output in Low Z
(4)
Output Enable to Output Valid
Output Enable to Output in High Z
(4)
Write Clock to
FF
or
IR
Read Clock to
EF
or
OR
Clock to Asynchronous Programmable
Almost-Full Flag
Write Clock to Synchronous Programmable
Almost-Full Flag
Clock to Asynchronous Programmable
Almost-Empty Flag
Read Clock to Synchronous Programmable
Almost-Empty Flag
Clock to
HF
Skew time between RCLK and WCLK for
EF/OR
and
FF/IR
Skew time between RCLK and WCLK for
PAE
and
PAF
Min.
2
7.5
3.5
3.5
2.5
0.5
2.5
0.5
3.5
0.5
10
15
10
3.5
0
2
2
5
7
Max.
133.3
5
15
6
6
5
5
12.5
5
12.5
5
12.5
Min.
2
10
4.5
4.5
3.5
0.5
3.5
0.5
3.5
0.5
10
15
10
3.5
0
2
2
7
10
Max.
100
6.5
15
6
6
6.5
6.5
16
6.5
16
6.5
16
Com’l & Ind’l
(2)
IDT72V3640L15
IDT72V3650L15
IDT72V3660L15
IDT72V3670L15
IDT72V3680L15
IDT72V3690L15
IDT72V36100L15
IDT72V36110L15
Min.
2
15
6
6
4
1
4
1
4
1
15
15
15
4
0
2
2
9
14
Max.
66.7
10
15
8
8
10
10
20
10
20
10
20
Unit
MHz
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
NOTES:
1. All AC timings apply to both Standard IDT mode and First Word Fall Through mode.
2. Industrial temperature range is available by special order for speed grades faster than 15ns.
3. Pulse widths less than minimum values are not allowed.
4. Values guaranteed by design, not currently tested.
7