欢迎访问ic37.com |
会员登录 免费注册
发布采购

AM186EM-20VIW 参数 Datasheet PDF下载

AM186EM-20VIW图片预览
型号: AM186EM-20VIW
PDF下载: 下载PDF文件 查看货源
内容描述: 8位/ 16位微控制器 [8-Bit/16-Bit Microcontrollers]
分类和应用: 微控制器
文件页数/大小: 146 页 / 1574 K
品牌: INNOVASIC [ INNOVASIC, INC ]
 浏览型号AM186EM-20VIW的Datasheet PDF文件第86页浏览型号AM186EM-20VIW的Datasheet PDF文件第87页浏览型号AM186EM-20VIW的Datasheet PDF文件第88页浏览型号AM186EM-20VIW的Datasheet PDF文件第89页浏览型号AM186EM-20VIW的Datasheet PDF文件第91页浏览型号AM186EM-20VIW的Datasheet PDF文件第92页浏览型号AM186EM-20VIW的Datasheet PDF文件第93页浏览型号AM186EM-20VIW的Datasheet PDF文件第94页  
IA186EM/IA188EM
8-Bit/16-Bit Microcontrollers
Data Sheet
February 25, 2011
Bit [0]—TMR Timer Interrupt Request → This is the timer interrupt state and is the
logical OR of the timer interrupt requests. Setting this bit to 1 indicates that the timer
control unit has a pending interrupt.
5.1.43 REQST (02eh) (Slave Mode)
This is a read-only register and such a read results in the status of the interrupt request bits
presented to the interrupt controller. The status of these bits is available when this register is
read.
When an internal interrupt request (D1, D0, TMR2, TMR1, or TMR0) occurs, the respective bit
is set to 1. The internally generated interrupt acknowledge resets these bits. The REQST
register contains 0000h on reset (see Table 65).
Table 65. Interrupt Request Register (Slave Mode)
15
14
13
12 11 10
Reserved
9
8
7
6
5
TMR2
4
TMR1
3
2
D1–D0
1
Reserved
0
TMR0
Bits [15–6]—Reserved.
Bit [5]—TMR2 Interrupt Requests → Setting this bit to 1 indicates that Timer 2 has a
pending interrupt.
Bit [4]—TMR1 Interrupt Requests → Setting this bit to 1 indicates that Timer 1 has a
pending interrupt.
Bits [3–2]—D1–D0 DMA Channel Interrupt Request → Setting either bit to 1 indicates
that the respective DMA channel has a pending interrupt.
Bit [1]—Reserved.
Bit [0]—TMR0 Timer Interrupt Request → Setting this bit to 1 indicates that Timer 0 has
a pending interrupt.
5.1.44 INSERV (02ch) (Master Mode)
IN-SERVice Register. The interrupt controller sets the bits in this register when the interrupt is
taken. Writing the corresponding interrupt type to the End-of-Interrupt (EOI) register clears each
of these bits.
When one of these bits is set, an interrupt request will not be generated by the microcontroller for
the respective source. This prevents an interrupt from interrupting itself if interrupts are enabled
in the ISR. This restriction is bypassed in Special Fully nested mode for the int0 and int1
sources. The INSERV register contains 0000h on reset (see Table 66).
®
IA211050831-19
UNCONTROLLED WHEN PRINTED OR COPIED
Page 90 of 146
Customer Support:
1-888-824-4184