欢迎访问ic37.com |
会员登录 免费注册
发布采购

N8344 参数 Datasheet PDF下载

N8344图片预览
型号: N8344
PDF下载: 下载PDF文件 查看货源
内容描述: SDLC通信控制器 [SDLC Communications Controller]
分类和应用: 通信控制器
文件页数/大小: 65 页 / 597 K
品牌: INNOVASIC [ INNOVASIC, INC ]
 浏览型号N8344的Datasheet PDF文件第15页浏览型号N8344的Datasheet PDF文件第16页浏览型号N8344的Datasheet PDF文件第17页浏览型号N8344的Datasheet PDF文件第18页浏览型号N8344的Datasheet PDF文件第20页浏览型号N8344的Datasheet PDF文件第21页浏览型号N8344的Datasheet PDF文件第22页浏览型号N8344的Datasheet PDF文件第23页  
IA8044/IA8344  
Data Sheet  
SDLC Communications Controller  
March 30, 2010  
4.2  
Input/Output Characteristics  
Table 5 describes the I/O characteristics for each signal on the IC. The signal names correspond  
to those on the pinout diagrams provided. The table provides the I/O description of the IA8044  
and the IA8344.  
Table 5. Input/Output Characteristics of IC Signals  
Name  
RST  
Type Description  
I
ResetThis pin will cause the chip to reset when held high for two machine  
cycles while the oscillator is running.  
ALE  
O
Address Latch EnableUsed to latch the address on the falling edge for  
external memory accesses.  
PSEN  
O
Program Store EnableWhen low, acts as an output enable for external  
program memory.  
EA  
I
External AccessWhen held low, EA will cause the IA8044/IA8344 to fetch  
instructions from external memory.  
P0.7P0.0  
P1.7P1.0  
P2.7P2.0  
P3.7P3.0  
I/O  
I/O  
I/O  
I/O  
Port 08-bit I/O port and low order multiplexed address/data byte for external  
accesses.  
Port 18-bit I/O port. Two bits have alternate functions, P1.6 (RTS) and P1.7  
(CTS).  
Port 28-bit I/O port. It also functions as the high order address byte during  
external accesses.  
Port 38-bit I/O port. Port 3 bits also have alternate functions as described  
below.  
P3.0 (RXD)Receives data input for SIU or direction control for P3.1  
dependent upon data link configuration.  
P3.1 (TXD)Transmits data output for SIU or data input/output dependent  
upon data link configuration. Also enables diagnostic mode when cleared.  
P3.2 (INT0)Interrupt 0 input or gate control input for Counter 0.  
P3.3 (INT1)Interrupt 1 input or gate control input for Counter 1.  
P3.4 (T0)Input to Counter 0.  
P3.5 (SCLK/T1)SCLK input to SIU or input to Counter 1.  
P3.6 (WR)External memory write signal.  
P3.7 (RD)External memory read signal.  
XTAL1  
XTAL2  
I
Crystal Input 1Connects to VSS when external clock is used on XTAL2.  
May be connected to a crystal (with XTAL2) or may be driven directly with a  
clock source (XTAL2 not connected).  
Crystal Input 2May be connected to a crystal (with XTAL1) or may be driven  
directly with an inverted clock source (XTAL1 tied to ground).  
Ground.  
O
VSS  
VCC  
P
P
+5V power.  
®
IA211010112-04  
UNCONTROLLED WHEN PRINTED OR COPIED  
http://www.Innovasic.com  
Customer Support:  
Page 19 of 65  
1-888-824-4184